MC100EL34 Datasheet, PDF (1/8 Pages) ON Semiconductor – 5V ECL ÷2, ÷4, ÷8 Clock Generation Chip

MC10EL34, MC100EL34
5VĄECL ÷2, ÷4, ÷8 Clock
Generation Chip
The MC10/100EL34 is a low skew ÷2, ÷4, ÷8 clock generation chip
designed explicitly for low skew clock generation applications. The
internal dividers are synchronous to each other, therefore, the common
output edges are all precisely aligned. The V_BB pin, an internally
generated voltage supply, is available to this device only. For
single-ended input conditions, the unused differential input is
connected to V_BB as a switching reference voltage. V_BB may also
rebias AC coupled inputs. When used, decouple V_BB and V_CC via a
0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, V_BB should be left open.
The common enable (EN) is synchronous so that the internal
dividers will only be enabled/disabled when the internal clock is
already in the LOW state. This avoids any chance of generating a runt
clock pulse on the internal clock when the device is enabled/disabled
as can happen with an asynchronous control. An internal runt pulse
could lead to losing synchronization between the internal divider
stages. The internal enable flip-flop is clocked on the falling edge of
the input clock, therefore, all associated specification limits are
referenced to the negative edge of the clock input.
Upon startup, the internal flip-flops will attain a random state; the
master reset (MR) input allows for the synchronization of the internal
dividers, as well as multiple EL34s in a system.
The 100 Series contains temperature compensation.
• 50 ps Output-to-Output Skew
• Synchronous Enable/Disable
• Master Reset for Synchronization
• ESD Protection: > 1 KV HBM, > 100 V MM
• PECL Mode Operating Range: V_CC= 4.2 V to 5.7 V
with V_EE= 0 V
• NECL Mode Operating Range: V_CC= 0 V
with V_EE= –4.2 V to –5.7 V
• Internal Input Pulldown Resistors on CLK(s), EN, and MR
• Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
• Moisture Sensitivity Level 1
For Additional Information, see Application Note AND8003/D
• Flammability Rating: UL–94 code V–0 @ 1/8”,
Oxygen Index 28 to 34
• Transistor Count = 191 devices
http://onsemi.com
16
1
SO–16
D SUFFIX
CASE 751B
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
MARKING
DIAGRAMS
16
10EL34
AWLYWW
1
16
100EL34
AWLYWW
1
ORDERING INFORMATION
Device
Package
Shipping
MC10EL34D
SO–16
48 Units / Rail
MC10EL34DR2
SO–16 2500 Units / Reel
MC100EL34D
SO–16
48 Units / Rail
MC100EL34DR2 SO–16 2500 Units / Reel
© Semiconductor Components Industries, LLC, 2000
1
October, 2000 – Rev. 3
Publication Order Number:
MC10EL34/D