ML60851E Datasheet, PDF (67/84 Pages) OKI electronic componets – USB Device Controller

OKI Semiconductor
FEDL60851E-01
ML60851E
(2) EP0 Receive packet ready interrupt
This is used mainly during the reception of a data packet in a control write transfer.
Operation
EP0 Receive packet ready
interrupt generation
End of EP0 receive packet
ready interrupt
Source of operation
Description (conditions, responses, etc.)
ML60851E
The EP0 receive packet ready bit (D0 of PKTRDY) is
asserted during a control write transfer when the
processing has changed from the setup stage to the data
stage, and the ML60851E has detected EOP of the data
packet and has stored the data without error in the EP0
receive FIFO. The end of a packet is recognized when an
EOP has arrived in the cases of both full packets and short
packets.
An interrupt is generated at this time, if the EP0 receive
packet ready interrupt enable bit (D3 of INTENBL) has
been asserted.
(EOP: End of packet)
Local MCU (firmware)
In the case of EP0 reception, after the number of bytes of
the EP0 receive FIFO data indicated by the EP0 receive
byte count register (EP0RXCNT) has been read, write a '1'
in the EP0 receive packet ready bit (bit D0 of PKYRDY).
(This status is reset when a '1' is written in this bit.)
Note: A short packet is a packet with a number of bytes less than the maximum packet size.
The following table outlines the relationship between ML60851E registers and EP0 receive packet ready interrupt
generation.
INTENBL(D3)
1
1
0
EP0 Rx PKTRDY(D0)
0
1
X
INTSTAT(D3)
0
1
0
X This symbol means that it does not matter whether the value is ‘1’ or ‘0’
67/84