MSM6690 Datasheet, PDF (5/8 Pages) OKI electronic componets – ROM Interface IC

¡ Semiconductor
PIN DESCRIPTIONS
Symbol
V_DD
GND
SADX
Type
—
—
I
SADY
I
SASX
I
SASY
I
TAS
I
RDCK
I
DOUT
O
CS1
I
CS2
CS3
CE2
O
CE3
A0 - A16
O
D0 - D7
I
TEST
I
TEST01
O
TEST02
MSM6690
Description
Power Supply
Ground
(SERIAL ADDRESS) Starting X address.
1024 words are addressed, and 1024 address data can be input as serial data
of 10 bit (AX0 to AX9) via SADX pin.
(SERIAL ADDRESS) Starting Y address.
1024 words are addressed, and 1024 address data can be input as serial data
of 10 bit (AY0 to AY9) via SADY pin.
(SERIAL ADDRESS STROBE) Clock to load X address's serial address data to
internal register.
(SERIAL ADDRESS STROBE) Clock to load Y address's serial address data to
internal register.
(TRANSFER ADDRESS STROBE) Serial address data loaded in address
register, to internal address counter.
X address and Y address data are loaded at fall of TAS pin.
(READ CLOCK) Clock to read data in data register.
Internal operation starts on falling edge of RDCK, and data in the data register
is output via DOUT pin. And internal address counter is automatically
incremented by one due to the falling of RDCK.
(DATA OUT) In case CS1, CS2 and CS3 are all at "H" level, or RDCK is at "H"
level data output pin is always at high impedance state.
When "H" level data or "L" level data is read out, output pin is set to "H" level or
"L" level and its read data is kept until RDCK turns to "H" level.
(CHIP SELECT) Three ROMS selection.
CS1 CS2 CS3 CE2 CE3
L —— H H
H
L
—
L
H
H
H
L
H
L
HHHHH
When CS1, CS2 and CS3 are all set to "H" level, all input/output pins become
disabled. By use of these pins, three ROM data output pins can be connected
in parallel.
(CHIP ENABLE) ROM enable.
Connect it to ROM's CE.
(ADDRESS OUT) ROM address.
(DATA IN) ROM data.
IC test.
Input "L" level data.
IC test.
Set to open.