English
Language : 

ML60841 Datasheet, PDF (43/74 Pages) OKI electronic componets – USB Host + Device controller LSI
OKI Semiconductor
PEDL60841-01
ML60841
• EP3 Receive Byte Count & Status Register (354h)
Bits
31:14
13:08
07:02
01
00
Field
Don’t care
The ML60841 automatically counts the number of packets being
received. While the counting is made up to the number of bytes
equal to the maximum packet size specified in the payload register
in the case of full packets, the byte count will fall short of that
maximum packet size in the case of short packets. The
microcontroller refers to this value and reads the data of one
packet from the EP3 Receive FIFO.
This register will not be valid when the EP3 transfer direction is set
to transmission.
EP3RXCNT is cleared under the following conditions:
1. When an OUT token is received for EP3.
2. When the microcontroller resets the EP3 receive packet ready
bit.
3. When the microcontroller writes a “0” in the stall bit.
Don’t care
Receive packet ready
Transmit packet ready
Reset
X
00h
X
0b
0b
USB Reset
X
00h
X
0b
0b
R/W
X
R
X
R/SET
R/RST
[Description]
This register becomes valid only when the corresponding EP has been set to bulk or interrupt transfer.
• EP3 Receive packet ready bit (bit 00)
This bit can be read by the microcontroller. In addition, this bit can be set to “0” by writing a “1” to this bit 00.
The conditions of asserting and deasserting this bit are as follows:
Bit name
Assert condition
EP3 Receive packet ready
(bit 00)
When an error-free packet is received.
Operation when asserted
EP3 is locked.
Bit name
Deassert condition
Operation when deasserted
EP3 Receive packet ready
(bit 00)
When the microcontroller resets this bit
(by writing a “1” to it).
EP3 can receive packets.
• EP3 Transmit packet ready bit (bit 01)
This bit can be read by the microcontroller. In addition, this bit can be set to “1” by writing a “1” in this bit 01.
The conditions of asserting and deasserting this bit are as follows.
Bit name
Assert condition
EP3 Transmit packet ready
(bit 01)
When the microcontroller sets this bit
Operation when asserted
EP3 can transmit packets.
Bit name
EP3 Transmit packet ready
(bit 01)
Deassert condition
When an ACK is received from the host
in response to data transmission from
EP3.
Operation when deasserted
EP3 is locked.
43/74