English
Language : 

LPC122X Datasheet, PDF (9/60 Pages) NXP Semiconductors – 32-bit ARM Cortex-M0 microcontroller; up to 128 kB flash and 8 kB SRAM
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
Table 3.
Symbol
LPC122x pin description …continued
Start Type Reset Description
logic
state
input
[1]
PIO0_7/CTS0/
CT32B1_CAP1/
CT32B1_MAT1
PIO0_8/RXD1/
CT32B1_CAP2/
CT32B1_MAT2
PIO0_9/TXD1/
CT32B1_CAP3/
CT32B1_MAT3
PIO0_10/SCL
PIO0_11/SDA/
CT16B0_CAP0/
CT16B0_MAT0
PIO0_12/CLKOUT/
CT16B0_CAP1/
CT16B0_MAT1
RESET/PIO0_13
PIO0_14/SCK
PIO0_15/SSEL/
CT16B1_CAP0/
CT16B1_MAT0
PIO0_16/MISO/
CT16B1_CAP1/
CT16B1_MAT1
22 26 [2] yes I/O I; PU PIO0_7 — General purpose digital input/output pin.
I
-
CTS0 — Clear To Send input for UART0.
I
-
CT32B1_CAP1 — Capture input, channel 1 for 32-bit timer 1.
O-
CT32B1_MAT1 — Match output, channel 1 for 32-bit timer 1.
23 27 [2] yes I/O I; PU PIO0_8 — General purpose digital input/output pin.
I
-
RXD1 — Receiver input for UART1.
I
-
CT32B1_CAP2 — Capture input, channel 2 for 32-bit timer 1.
O-
CT32B1_MAT2 — Match output, channel 2 for 32-bit timer 1.
24 28 [2] yes I/O I; PU PIO0_9 — General purpose digital input/output pin.
O-
TXD1 — Transmitter output for UART1.
I
-
CT32B1_CAP3 — Capture input, channel 3 for 32-bit timer 1.
O-
CT32B1_MAT3 — Match output, channel 3 for 32-bit timer 1.
25 37 [3] yes I/O I; IA PIO0_10 — General purpose digital input/output pin.
I/O -
SCL — I2C-bus clock input/output.
26 38 [3] yes I/O I; IA PIO0_11 — General purpose digital input/output pin.
I/O -
SDA — I2C-bus data input/output.
I
-
CT16B0_CAP0 — Capture input, channel 0 for 16-bit timer 0.
O-
CT16B0_MAT0 — Match output, channel 0 for 16-bit timer 0.
27 39 [7] no
I/O I; PU PIO0_12 — General purpose digital input/output pin. A LOW
level on this pin during reset starts the ISP command handler.
High-current output driver.
O-
CLKOUT — Clock out pin.
I
-
CT16B0_CAP1 — Capture input, channel 1 for 16-bit timer 0.
O-
CT16B0_MAT1 — Match output, channel 1 for 16-bit timer 0.
28 40 [4] no I
I; PU RESET — External reset input: A LOW on this pin resets the
device, causing I/O ports and peripherals to take on their
default states, and processor execution to begin at address 0.
I/O -
PIO0_13 — General purpose digital input/output pin.
29 41 [2] no I/O I; PU PIO0_14 — General purpose digital input/output pin.
I/O -
SCK — Serial clock for SSP/SPI.
30 42 [2] no I/O I; PU PIO0_15 — General purpose digital input/output pin.
I/O -
SSEL — Slave select for SSP/SPI.
I
-
CT16B1_CAP0 — Capture input, channel 0 for 16-bit timer 1.
O-
CT16B1_MAT0 — Match output, channel 0 for 16-bit timer 1.
31 43 [2] no I/O I; PU PIO0_16 — General purpose digital input/output pin.
I/O -
MISO — Master In Slave Out for SSP/SPI.
I
-
CT16B1_CAP1 — Capture input, channel 1 for 16-bit timer 1.
O-
CT16B1_MAT1 — Match output, channel 1 for 16-bit timer 1.
LPC122X
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 1.1 — 21 February 2011
© NXP B.V. 2011. All rights reserved.
9 of 60