74HC299 Datasheet, PDF (6/24 Pages) NXP Semiconductors – 8-bit universal shift register; 3-state

NXP Semiconductors
74HC299; 74HCT299
8-bit universal shift register; 3-state
Table 2.
Symbol
DSL
S1
V_CC
Pin description …continued
Pin
18
19
20
6. Functional description
Description
serial data shift-left input
mode select input
positive supply voltage
Table 3. Function table^[1]
Input
Response
MR
S1
S0
CP
L
X
X
X
asynchronous reset; Q0 to Q7 = LOW
H
H
H
↑
parallel load; I/On → Qn
H
L
H
↑
shift right; DSR → Q0, Q0 → Q1, etc.
H
H
L
↑
shift left; DSL → Q7, Q7 → Q6, etc.
H
L
L
X
hold
[1] H = HIGH voltage level;
L = LOW voltage level;
↑ = LOW to HIGH CP transition;
X = don’t care.
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
V_CC
supply voltage
I_IK
input clamping current
I_OK
output clamping current
I_O
output current
standard outputs
V_I < −0.5 V or V_I > V_CC + 0.5 V
V_O < −0.5 V or V_O > V_CC + 0.5 V
−0.5 V < V_O < V_CC + 0.5 V
−0.5 +7
V
[1] _-
±20
mA
[1] _-
±20
mA
-
±25
mA
bus driver outputs
-
±35
mA
I_CC
supply current
standard outputs
-
50
mA
bus driver outputs
-
70
mA
I_GND
ground current
standard outputs
−50
-
mA
bus driver outputs
−70
-
mA
T_stg
storage temperature
P_tot
total power dissipation
T_amb = −40 °C to +125 °C
DIP20 package
−65
[2] _-
+150 °C
750
mW
SO20 package
[3] _-
500
mW
(T)SSOP20 package
[4] _-
500
mW
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
74HC_HCT299_3
Product data sheet
Rev. 03 — 28 July 2008
© NXP B.V. 2008. All rights reserved.
6 of 24