SAF7115 Datasheet, PDF (5/35 Pages) NXP Semiconductors – Multistandard video decoder with super-adaptive comb filter,

xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
LLC2 RTS0
LLC RTC0 RTS1
XDQ
XCLK XPD[7:0]
XRH XRDY
XRV XTRI
HPD[7:0]
SDA
SCL
TEST[9:0]
AGND
AI11
AI12
AI21
AI22
AI23
AI24
AOUT
AI1D
AI2D
RESO_N
CE
XTOUT
XTALI
XTALO
RT OUT
EXPANSION PORT PIN MAPPING
I/O CONTROL
I²C-BUS
X PORT I/O FORMATTING
SAF7115
ANALOG
DUAL
ADC
DIGITAL
DECODER
WITH
ADAPTIVE
COMB
FILTER
FIR PREFILTER
PRESCALER
AND
SCALER BCS
LINE
FIFO
BUFFER
VERTICAL
SCALING
HORIZONTAL
FINE
(PHASE)
SCALING
GENERAL
PURPOSE
VBI DATA
SLICER
EVENT CONTROLLER
PULSE GENERATOR
VIDEO/TEXT
ARBITER
VIDEO
FIFO
32
TO
8(16)
MUX
TEXT
FIFO
PLL2
CGC2
FRAME LOCKED
AUDIO CLOCK
PLL
AUDIO CLOCK
GENERATION
PROGRAMMING
REGISTER
ARRAY
A/B
REGISTER
MUX
BOUNDARY
SCAN
TEST
IPD[7:0]
IDQ
IGPH
IGPV
IGP0
IGP1
ICLK
ITRDY
ITRI
V_DDA(XTAL)
AXMCLK
ALRCLK
V_DDD(CORE) V_DDD(IO)
V_SSA(XTAL)
ASCLK
AMCLK
V_DDA0
V_DDA2
V_SSD(IO)
V_DDA1
V_SSD(CORE)
V_SSA
TRST_N TMS TDO
TCK
TDI 001aag268
Fig 1. Block diagram