ISP1512A Datasheet, PDF(24/56 Page) NXP Semiconductors

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ISP1512A Datasheet, PDF (24/56 Pages) NXP Semiconductors – ULPI Hi-Speed USB transceiver

◁

NXP Semiconductors

ISP1512A

ULPI HS USB transceiver

10. Register map

Table 13. Register map

Field name

VENDOR_ID_LOW

VENDOR_ID_HIGH

PRODUCT_ID_LOW

PRODUCT_ID_HIGH

FUNC_CTRL

INTF_CTRL

OTG_CTRL

USB_INTR_EN_R

USB_INTR_EN_F

USB_INTR_STAT

USB_INTR_L

DEBUG

SCRATCH

CARKIT_CTRL

Reserved

PWR_CTRL

Size

(bit)

Address (6 bit)

R[1]

W[2]

References

S[3]

C[4]

00h

Section 10.1 on page 23

01h

Section 10.2 on page 23

02h

Section 10.3 on page 24

03h

Section 10.4 on page 24

04h to 06h 04h

05h 06h Section 10.5 on page 24

07h to 09h 07h

08h 09h Section 10.6 on page 25

0Ah to 0Ch 0Ah

0Bh 0Ch Section 10.7 on page 26

0Dh to 0Fh 0Dh

0Eh 0Fh Section 10.8 on page 27

10h to 12h 10h

11h 12h Section 10.9 on page 28

13h

Section 10.10 on page 28

14h

Section 10.11 on page 29

15h

Section 10.12 on page 29

16h to 18h 16h

17h 18h Section 10.13 on page 30

19h to 1Bh 19h

1Ah 1Bh Section 10.14 on page 30

1Ch to 3Ch

3Dh to 3Fh 3Dh

3Eh 3Fh Section 10.15 on page 30

[1] Read (R): A register can be read. Read-only if this is the only mode given.

[2] Write (W): The pattern on the data bus will be written over all bits of a register.

[3] Set (S): The pattern on the data bus is OR-ed with and written to a register.

[4] Clear (C): The pattern on the data bus is a mask. If a bit in the mask is set, then the corresponding register bit will be set to zero

(cleared).

10.1 VENDOR_ID_LOW register

Table 14 shows the bit description of the register.

Table 14. VENDOR_ID_LOW - Vendor ID Low register (address R = 00h) bit description

Legend: * reset value

Bit Symbol

Access Value Description

7 to 0 VENDOR_

ID_LOW[7:0]

CCh*

Vendor ID Low: Lower byte of the NXP vendor ID supplied by USB-IF;

ï¬xed value of CCh

10.2 VENDOR_ID_HIGH register

Table 15 shows the bit description of the register.

Table 15. VENDOR_ID_HIGH - Vendor ID High register (address R = 01h) bit description

Legend: * reset value

Bit Symbol

Access Value Description

7 to 0 VENDOR_ R

ID_HIGH[7:0]

04h*

Vendor ID High: Upper byte of the NXP vendor ID supplied by USB-IF;

ï¬xed value of 04h

ISP1512A_1

Preliminary data sheet

Rev. 01 â 31 July 2008

23 of 55

▷