English
Language : 

PCA85162 Datasheet, PDF (21/46 Pages) NXP Semiconductors – Universal LCD driver for low multiplex rates
NXP Semiconductors
PCA85162
Universal LCD driver for low multiplex rates
Table 8. Blink frequencies[1]
Blink mode
off
1
2
3
Blink frequency equation
-
fblink
=
-f--c---l-k--
768
fblink
=
---f--c--l--k---
1536
fblink
=
---f--c---l-k---
3072
[1] The blink frequency is proportional to the clock frequency (fclk). For the range of the clock frequency see
Table 19.
The entire display can blink at a frequency other than the nominal blink frequency. This
can be effectively performed by resetting and setting the display enable bit E at the
required rate using the mode-set command (see Table 11).
7.12 Command decoder
The command decoder identifies command bytes that arrive on the I2C-bus. The
commands available to the PCA85162 are defined in Table 9.
Table 9. Definition of PCA85162 commands
Bit position labelled as - is not used.
Command
Operation code
Bit
7
6
5
4
3
mode-set
C
1
0
-
E
load-data-pointer
C
0
0
P[4:0]
device-select
C
1
1
0
0
bank-select
C
1
1
1
1
blink-select
C
1
1
1
0
2
1
0
B M[1:0]
A[2:0]
0
I
O
AB BF[1:0]
Reference
Table 11
Table 12
Table 13
Table 14
Table 15
All available commands carry a continuation bit C in their most significant bit position as
shown in Figure 18. When this bit is set logic 1, it indicates that the next byte of the
transfer to arrive will also represent a command. If this bit is set logic 0, it indicates that
the command byte is the last in the transfer. Further bytes will be regarded as display data
(see Table 10).
Table 10. C bit description
Bit
Symbol Value
7
C
0
1
Description
continue bit
last control byte in the transfer; next byte will be regarded
as display data
control bytes continue; next byte will be a command too
PCA85162
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 16 June 2011
© NXP B.V. 2011. All rights reserved.
21 of 46