English
Language : 

LPC1311_12 Datasheet, PDF (1/74 Pages) NXP Semiconductors – 32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and 8 kB SRAM; USB device
LPC1311/13/42/43
32-bit ARM Cortex-M3 microcontroller; up to 32 kB flash and
8 kB SRAM; USB device
Rev. 5 — 6 June 2012
Product data sheet
1. General description
The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded
applications featuring a high level of integration and low power consumption. The ARM
Cortex-M3 is a next generation core that offers system enhancements such as enhanced
debug features and a higher level of support block integration.
The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM
Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with
separate local instruction and data buses as well as a third bus for peripherals. The ARM
Cortex-M3 CPU also includes an internal prefetch unit that supports speculative
branching.
The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash
memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus
I2C-bus interface, one UART, four general purpose timers, and up to 42 general purpose
I/O pins.
Remark: The LPC1311/13/42/43 series consists of the LPC1300 series (parts
LPC1311/13/42/43) and the LPC1300L series (parts LPC1311/01 and LPC1313/01). The
LPC1300L series features the following enhancements over the LPC1300 series:
• Power profiles with lower power consumption in Active and Sleep modes.
• Four levels for BOD forced reset.
• Second SSP controller (LPC1313FBD48/01 only).
• Windowed Watchdog Timer (WWDT).
• Internal pull-up resistors pull up pins to full VDD level.
• Programmable pseudo open-drain mode for GPIO pins.
2. Features and benefits
 ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.
 ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
 32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming
memory.
 8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.
 In-System Programming (ISP) and In-Application Programming (IAP) via on-chip
bootloader software.
 Selectable boot-up: UART or USB (USB on LPC1342/43 only).
 On LPC1342/43: USB MSC and HID on-chip drivers.