HEF4030BT653 Datasheet, PDF(1/12 Page) NXP Semiconductors – Quad 2-input EXCLUSIVE-OR gate

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HEF4030BT653 Datasheet, PDF (1/12 Pages) NXP Semiconductors – Quad 2-input EXCLUSIVE-OR gate

HEF4030B

Quad 2-input EXCLUSIVE-OR gate

Rev. 4 â 13 November 2013

Product data sheet

1. General description

The HEF4030B is a quad 2-input EXCLUSIVE-OR gate. The outputs are fully buffered for

the highest noise immunity and pattern insensitivity to output impedance.

It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS

(usually ground). Unused inputs must be connected to VDD, VSS, or another input.

2. Features and benefits

ï® Fully static operation

ï® 5 V, 10 V, and 15 V parametric ratings

ï® Standardized symmetrical output characteristics

ï® Specified from ï40 ï°C to +125 ï°C

ï® Complies with JEDEC standard JESD 13-B

ï® Inputs and outputs are protected against electrostatic effects

3. Ordering information

Table 1. Ordering information

All types operate from ï40 ï°C to +125 ï°C

Type number Package

Name Description

HEF4030BP DIP14 plastic dual in-line package; 14 leads (300 mil)

HEF4030BT SO14 plastic small outline package; 14 leads; body width 3.9 mm

4. Functional diagram

Version

SOT27-1

SOT108-1

$

%

$

%

$

%

$

%

<

<

<

<

DDD

Fig 1. Functional diagram

A

B

Fig 2. Logic diagram (one gate)

Y

mna788

▷