DS90C385A_06 Datasheet, PDF (6/13 Pages) National Semiconductor (TI) – +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz

AC Timing Diagrams
FIGURE 1. “Worst Case” Test Pattern (Note 7)
20070204
20070205
FIGURE 2. “16 Grayscale” Test Pattern - DS90C385A (Notes 8, 9, 10)
Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and LVCMOS/LVTTL I/O.
Note 8: The 16 grayscale test pattern tests device power consumption for a “typical” LCD display pattern. The test pattern approximates signal switching needed
to produce groups of 16 vertical stripes across the display.
Note 9: Figures 1, 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
Note 10: Recommended pin to signal mapping. Customer may choose to define differently.
www.national.com
6