DS90CF581 Datasheet, PDF (4/10 Pages) National Semiconductor (TI) – LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link

Transmitter Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified
Symbol
LLHT
LHLT
TCIT
TCCS
TPPos0
Parameter
LVDS Low-to-High Transition Time (Figure 3)
LVDS High-to-Low Transition Time (Figure 3)
TxCLK IN Transition Time (Figure 4)
TxOUT Channel-to-Channel Skew (Note 6) (Figure 5)
Transmitter Output Pulse Position for Bit 0 (Figure 11)
f = 20 MHz
TPPos1 Transmitter Output Pulse Position for Bit 1
TPPos2
TPPos3
TPPos4
TPPos5
TPPos6
TPPos0
TPPos1
TPPos2
Transmitter Output Pulse Position for Bit 2
Transmitter Output Pulse Position for Bit 3
Transmitter Output Pulse Position for Bit 4
Transmitter Output Pulse Position for Bit 5
Transmitter Output Pulse Position for Bit 6
Transmitter Output Pulse Position for Bit 0 (Figure 11)
Transmitter Output Pulse Position for Bit 1
Transmitter Output Pulse Position for Bit 2
f = 40 MHz
TPPos3
TPPos4
TPPos5
TPPos6
TCIP
TCIH
TCIL
TSTC
Transmitter Output Pulse Position for Bit 3
Transmitter Output Pulse Position for Bit 4
Transmitter Output Pulse Position for Bit 5
Transmitter Output Pulse Position for Bit 6
TxCLK IN Period (Figure 6)
TxCLK IN High Time (Figure 6)
TxCLK IN Low Time (Figure 6)
TxIN Setup to TxCLK IN (Figure 6)
THTC
TCCD
TPLLS
TPDD
TxIN Hold to TxCLK IN (Figure 6)
TxCLK IN to TxCLK OUT Delay @ 25˚C, V_CC = 5.0V (Figure 7)
Transmitter Phase Lock Loop Set (Figure 8)
Transmitter Powerdown Delay (Figure 10)
f = 20 MHz
f = 40 MHz
Note 6: This limit based on bench characterization.
Min
−200
6.3
12.8
20
27.2
34.5
42.2
−100
2.9
6.1
9.7
13
17
20.3
25
0.35T
0.35T
14
8
2.5
5
Typ
0.75
0.75
150
7.2
13.6
20.8
28
35.2
42.6
100
3.3
6.6
10.2
13.5
17.4
20.8
T
0.5T
0.5T
2
Max
1.5
1.5
8
350
350
7.5
14.6
21.5
28.5
35.6
42.9
300
3.9
7.1
10.7
14.1
17.8
21.4
50
0.65T
0.65T
9.7
10
100
Units
ns
ns
ns
ps
ps
ns
ns
ns
ns
ns
ns
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
AC Timing Diagrams
www.national.com
FIGURE 1. “WORST CASE” Test Pattern
DS012486-15
4