English
Language : 

LM3478 Datasheet, PDF (17/21 Pages) National Semiconductor (TI) – High Efficiency Low-Side N-Channel Controller for Switching Regulator
Typical Applications (Continued)
where DMAX is the maximum duty cycle.
OUTPUT CAPACITOR SELECTION
The output capacitor in a boost converter provides all the
output current when the inductor is charging. As a result it
sees very large ripple currents. The output capacitor should
be capable of handling the maximum rms current. The rms
current in the output capacitor is:
The turn-on and turn-off transitions of a MOSFET require
times of tens of nano-seconds. CRSS and Qg are needed to
estimate the large instantaneous power loss that occurs
during these transitions.
The amount of gate current required to turn the MOSFET on
can be calculated using the formula:
IG = Qg.FS
The required gate drive power to turn the MOSFET on is
equal to the switching frequency times the energy required
to deliver the charge to bring the gate charge voltage to VDR
(see electrical characteristics and typical performance char-
acteristics for the drive voltage specification).
PDrive = FS.Qg.VDR
INPUT CAPACITOR SELECTION
Due to the presence of an inductor at the input of a boost
converter, the input current waveform is continuous and
triangular, as shown in Figure 9. The inductor ensures that
the input capacitor sees fairly low ripple currents. However,
as the input capacitor gets smaller, the input ripple goes up.
The rms current in the input capacitor is given by:
The input capacitor should be capable of handling the rms
current. Although the input capacitor is not as critical in a
boost application, low values can cause impedance interac-
tions. Therefore a good quality capacitor should be chosen
in the range of 100µF to 200µF. If a value lower than 100µF
is used than problems with impedance interactions or
switching noise can affect the LM3478. To improve perfor-
mance, especially with VIN below 8 volts, it is recommended
to use a 20Ω resistor at the input to provide a RC filter. The
resistor is placed in series with the VIN pin with only a bypass
capacitor attached to the VIN pin directly (see Figure 11). A
0.1µF or 1µF ceramic capacitor is necessary in this configu-
ration. The bulk input capacitor and inductor will connect on
the other side of the resistor with the input power supply.
Where
and D, the duty cycle is equal to (VOUT − VIN)/VOUT.
The ESR and ESL of the output capacitor directly control the
output ripple. Use capacitors with low ESR and ESL at the
output for high efficiency and low ripple voltage. Surface
Mount tantalums, surface mount polymer electrolytic and
polymer tantalum, Sanyo- OSCON, or multi-layer ceramic
capacitors are recommended at the output.
Designing SEPIC Using LM3478
Since the LM3478 controls a low-side N-Channel MOSFET,
it can also be used in SEPIC (Single Ended Primary Induc-
tance Converter) applications. An example of SEPIC using
LM3478 is shown in Figure 12. As shown in Figure 12, the
output voltage can be higher or lower than the input voltage.
The SEPIC uses two inductors to step-up or step-down the
input voltage. The inductors L1 and L2 can be two discrete
inductors or two windings of a coupled transformer since
equal voltages are applied across the inductor throughout
the switching cycle. Using two discrete inductors allows use
of catalog magnetics, as opposed to a custom transformer.
The input ripple can be reduced along with size by using the
coupled windings of transformer for L1 and L2.
Due to the presence of the inductor L1 at the input, the
SEPIC inherits all the benefits of a boost converter. One
main advantage of SEPIC over boost converter is the inher-
ent input to output isolation. The capacitor CS isolates the
input from the output and provides protection against
shorted or malfunctioning load. Hence, the A SEPIC is useful
for replacing boost circuits when true shutdown is required.
This means that the output voltage falls to 0V when the
switch is turned off. In a boost converter, the output can only
fall to the input voltage minus a diode drop.
10135593
FIGURE 11. Reducing IC Input Noise
17
www.national.com