|
LP2996 Datasheet, PDF (1/18 Pages) National Semiconductor (TI) – DDR Termination Regulator | |||
|
2003 à³¥ 11 Ý
LP2996
DDR λÊÏÏÊγϣϯɾϨΪϡϨÊλ
Öà½
LP2996 ͸ɺJEDEC ඪ४ͷ SSTL-2 à¢à¼·Í´à°¦ß¹Í¢Î DDR-
SDRAM λÊÏÏÊγϣϯͷϦÏÎɾϨΪϡϨÊλͰ͢ɻ LP2996 ͸
à·Õมà²Í´à¬°Í ͯà¼ÎÍ¨Ô à±´ÎàµÍ¢Ø´Îß´à¬Î¦ÏÎϯÏÎ಺à¬
Í Í¯ÍÎ͢ɻà¥à¾à®Í¸ 1.5A Í·à¿à¬à°¿à½¶ÎÍÍ°Ú
ÚɺÍÎÍ´ DDR-
SDRAM λÊÏÏÊγϣϯʹٻÎÎÎÎà ·à 3A ͷมà²ÏÊΫʹÎ
à¬°Ô Í Í¯ÍÎÍ¢ÍɺØ௨ిྲྀ͸àµà©Í ÎͤÎÉ» VSENSE àºà¢ Î
Õ°Í Í¨à°¿Ñ¹Í´à¢¹ØÎÎà¼Îͨà¥à¾à·ÕϨΪϡϨÊγϣϯÎ࣮͢ݱ
ÎͱͱÎʹɺνοÏηοÏÎ DDR DIMM Í´à¶à½Í³ VREF ిѹÎà©
à©Í ͯà¥à¾Í Î͢ɻ
ÍÍ·ÎÍ LP2996 ͸ɺSuspend-to-RAM (STR) ػೳÎαÏÊÏÍ¢
ÎÎΫÏÎÏ LOW ͷγÏοÏμ΢ϯ (SD) àºà¢ Îà¶ÍͯÍÎ͢ɻSD
Î LOW Í´Í¢ÎͱɺVTT à¥à¾Í¸ TRI-STATE Í·ÏΠɾΠϯÏÊμϯ
εͱͳÎÎÍ¢ÍɺVREF ͸ÎΫÏÎÏÎà¸ÍªÎ͢ɻàºÏÊÏ
Ͱ͸଴ػ
à£à¦«à¶
ిྲྀÍà¦ÍÍͳÎͨÎɺిà¾àª
Ý®ÎਤÎÎ͢ɻ
à²à¯
Ë à°¿à½¶Î¹ÊεÍÎͼిྲྀγϯΫ
Ë à¯¿à¥à¾à°¿Ñ¹Î¦ÏηοÏ
Ë Öà·Íà°ß
à·à½
Ë Ï¦ÏÎɾÏÏϩδÊ
Ë Suspend-to-RAM (STR) ػೳ
Ë à¦Í³ÍÖà·Í෦඼
Ë Î±ÊÏϧɾγÏοÏμ΢ϯ
Ë SO-8ɺPSOP-8ɺLLP-16 ÏοÎÊδͰÚ
Ú
ÎÏϦÎÊγϣϯ
Ë DDR-Iͱ DDR-II λÊÏÏÊγϣϯిѹʹରÔ
Ë SSTL-2ͱ SSTL-3 λÊÏÏÊγϣϯ
Ë HSTL λÊÏÏÊγϣϯ
à
දతͳÎÏϦÎÊγϣϯճà¿
© National Semiconductor Corporation DS200575-04-JP
1
|
▷ |