DS25BR150 Datasheet, PDF (1/12 Pages) –

April 2007
DS25BR150
3.125 Gbps LVDS Buffer
General Description
The DS25BR150 is a single channel 3.125 Gbps LVDS buffer
optimized for high-speed signal transmission over printed cir-
cuit boards and balanced cables. Fully differential signal
paths ensure exceptional signal integrity and noise immunity.
The DS25BR150 is a buffer/repeater with very low power
consumption. Other LVDS devices with similar IO character-
istics and with signal conditioning features include the follow-
ing products. The DS25BR110 features four levels of
equalization for use as an optimized receiver device, the
DS25BR120 features four levels of pre-emphasis for use as
an optimized driver device, while the DS25BR100 features
both pre-emphasis and equalization for use as an optimized
repeater device.
Wide input common mode range allows the receiver to accept
signals with LVDS, CML and LVPECL levels; the output levels
are LVDS. A very small package footprint requires a minimal
space on the board while the flow-through pinout allows easy
board layout. The differential inputs and outputs are internally
terminated with a 100Ω resistor to lower device input and out-
put return losses, reduce component count, and further min-
imize board space.
Features
■ ^{DC - 3.125 Gbps low jitter, high noise immunity, low power}
operation
■ ^{On-chip 100 Ω input and output termination minimizes}
insertion and return losses, reduces component count and
minimizes board space
■ ^{7 kV ESD on LVDS I/O pins protects adjoining}
components
■ ^{Small 3 mm x 3 mm LLP-8 space saving package}
Applications
■ ^{Clock or data buffering / repeating}
■ ^{OC-48 / STM-16 Clock or data buffering / repeating}
■ ^{Serial ATA (SATA-150 and SATA-300)}
■ ^{Fibre Channel (2GFC)}
■ ^{PCI Express}
■ ^InfiniBand
■ ^FireWire
Typical Application
© 2007 National Semiconductor Corporation 300055
30005510
www.national.com