DP8570A Datasheet, PDF (1/26 Pages) National Semiconductor (TI) – Timer Clock Peripheral (TCP)

May 1993
DP8570A Timer Clock Peripheral (TCP)
General Description
The DP8570A is intended for use in microprocessor based
systems where information is required for multi-tasking data
logging or general time of day date information This device
is implemented in low voltage silicon gate microCMOS tech-
nology to provide low standby power in battery back-up en-
vironments The circuit’s architecture is such that it looks
like a contiguous block of memory or I O ports The address
space is organized as 2 software selectable pages of 32
bytes This includes the Control Registers the Clock Coun-
ters the Alarm Compare RAM the Timers and their data
RAM and the Time Save RAM Any of the RAM locations
that are not being used for their intended purpose may be
used as general purpose CMOS RAM
Time and date are maintained from 1 100 of a second to
year and leap year in a BCD format 12 or 24 hour modes
Day of week day of month and day of year counters are
provided Time is controlled by an on-chip crystal oscillator
requiring only the addition of the crystal and two capacitors
The choice of crystal frequency is program selectable
Two independent multifunction 10 MHz 16-bit timers are
provided These timers operate in four modes Each has its
own prescaler and can select any of 8 possible clock inputs
Thus by programming the input clocks and the timer coun-
ter values a very wide range of timing durations can be
achieved The range is from about 400 ns (4 915 MHz oscil-
lator) to 65 535 seconds (18 hrs 12 min )
Power failure logic and control functions have been integrat-
ed on chip This logic is used by the TCP to issue a power fail
interrupt and lock out the mp interface The time power fails
may be logged into RAM automatically when V_BB ^l V_CC
Additionally two supply pins are provided When V_BB ^l
V_CC internal circuitry will automatically switch from the main
supply to the battery supply Status bits are provided to indi-
cate initial application of battery power system power and
low battery detect
(Continued)
Features
Y _{Full function real time clock calendar}
12 24 hour mode timekeeping
Day of week and day of years counters
Four selectable oscillator frequencies
Parallel Resonant Oscillator
Y _{Two 16-bit timers}
10 MHz external clock frequency
Programmable multi-function output
Flexible re-trigger facilities
Y _{Power fail features}
Internal power supply switch to external battery
Power Supply Bus glitch protection
Automatic log of time into RAM at power failure
Y _{On-chip interrupt structure}
Periodic alarm timer and power fail interrupts
Y _{Up to 44 bytes of CMOS RAM}
Y _{INTR MFO T1 pins programmable High Low and push-}
pull or open drain
Block Diagram
TRI-STATE is a registered trademark of National Semiconductor Corporation
C1995 National Semiconductor Corporation TL F 8638
FIGURE 1
TL F 8638 – 1
RRD-B30M75 Printed in U S A