|
ADC12DS065 Datasheet, PDF (1/30 Pages) – | |||
|
ADVANCE INFORMATION
February 2007
ADC12DS065/ADC12DS080/ADC12DS095/ADC12DS105
Dual 12-Bit, 65/80/95/105 MSPS A/D Converter with Serial
LVDS outputs
General Description
NOTE: This is Advance Information for products current-
ly in development. ALL specifications are design targets
and are subject to change.
The ADC12DS065, ADC12DS080, ADC12DS095, and AD-
C12DS105 are high-performance CMOS analog-to-digital
converters capable of converting two analog input signals into
12-bit digital words at rates up to 65/80/95/105 Mega Samples
Per Second (MSPS) respectively. The digital outputs are se-
rialized and provided on differential LVDS signal pairs. These
converters use a differential, pipelined architecture with digital
error correction and an on-chip sample-and-hold circuit to
minimize power consumption and the external component
count, while providing excellent dynamic performance. A
unique sample-and-hold stage yields a full-power bandwidth
of 1 GHz. The ADC12DS065/080/095/105 may be operated
from a single +3.3V power supply and consumes low power.
A power-down feature reduces the power consumption to
very low levels while still allowing fast wake-up time to full
operation. The differential inputs provide a 2V full scale dif-
ferential input swing. A stable 1.2V internal voltage reference
is provided, or the ADC12DS065/080/095/105 can be oper-
ated with an external 1.2V reference. Output data format
(offset binary versus 2's complement) and duty cycle stabi-
lizer are pin-selectable. The duty cycle stabilizer maintains
performance over a wide range of clock duty cycles.
The ADC12DS065/080/095/105 is available in a 60-lead LLP
package and operates over the industrial temperature range
of â40°C to +85°C.
Features
â 1 GHz Full Power Bandwidth
â Internal sample-and-hold circuit and precision reference
â Low power consumption
â Clock Duty Cycle Stabilizer
â Single +3.3V supply operation
â Offset binary or 2's complement output data format
â Serial LVDS Outputs
â 60-pin LLP package, (9x9x0.8mm, 0.5mm pin-pitch)
Key Specifications
â For ADC12DS105
â Resolution
â Conversion Rate
â SNR (fIN = 240 MHz)
â SFDR (fIN = 240 MHz)
â Full Power Bandwidth
â Power Consumption
12 Bits
105 MSPS
67 dBFS (typ)
83 dBFS (typ)
1 GHz (typ)
1060 mW (typ)
Applications
â High IF Sampling Receivers
â Wireless Base Station Receivers
â Test and Measurement Equipment
â Communications Instrumentation
â Portable Instrumentation
Connection Diagram
© 2007 National Semiconductor Corporation 202117
20211701
www.national.com
|
▷ |