ADC12D040 Datasheet, PDF (1/22 Pages) National Semiconductor (TI) – Dual 12-Bit, 40 MSPS, 600 mW A/D Converter with Internal/External Reference and Sample-and-Hold

December 2002
ADC12D040
Dual 12-Bit, 40 MSPS, 600 mW A/D Converter with
Internal/External Reference and Sample-and-Hold
General Description
The ADC12D040 is a dual, low power monolithic CMOS
analog-to-digital converter capable of converting analog in-
put signals into 12-bit digital words at 40 Megasamples per
second (MSPS), minimum. This converter uses a differential,
pipelined architecture with digital error correction and an
on-chip sample-and-hold circuit to minimize die size and
power consumption while providing excellent dynamic per-
formance. Operating on a single 5V power supply, the
ADC12D040 achieves 10.9 effective bits at 10 MHz input
and consumes just 600 mW at 40 MSPS, including the
reference current. The Power Down feature reduces power
consumption to 75 mW.
The differential inputs provide a full scale input swing equal
to V_REF with the possibility of a single-ended input. Full use
of the differential input is recommended for optimum perfor-
mance. For ease of use, the buffered, high impedance,
single-ended reference input is converted on-chip to a differ-
ential reference for use by the processing circuitry. The
digital outputs for the two ADCs are available on separate
12-bit buses with an output data format choice of offset
binary or 2’s complement.
For ease of interface, the digital output driver power pins of
the ADC12D040 can be connected to a separate supply
voltage in the range of 2.5V to the digital supply voltage,
making the outputs compatible with low voltage systems.
When not converting, power consumption can be reduced by
pulling the PD pin high, placing the converter into the power-
down state where it typically consumes just 75 mW. The
ADC12D040’s speed, resolution and single supply operation
make it well suited for a variety of applications.
This device is available in the 64-lead TQFP package and
will operate over the industrial temperature range of −40˚C to
+85˚C.
Features
n Binary/2’s comp output format
n Single supply operation
n Internal sample-and-hold
n Outputs 2.5V to 5V compatible
n TTL/CMOS compatible input/outputs
n Low power consumption
n Power down mode
n On-chip reference buffer
n Internal/External 2V reference
Key Specifications
n Resolution
n Conversion Rate
n DNL
n INL
n SNR (f_IN = 10MHz)
n ENOB (f_IN = 10MHz)
n THD (f_IN = 10 MHz)
n SFDR (f_IN = 10 MHz)
n Data Latency
n Supply Voltage
n Power Consumption, Operating
n Power Down
n Crosstalk
Applications
n Ultrasound and Imaging
n Instrumentation
n Communications Receivers
n Sonar/Radar
n xDSL
n Cable Modems
n DSP Front Ends
12 Bits
40 MSPS(min)
±0.4 LSB(typ)
±0.7 LSB(typ)
68 dB(typ)
10.9 bits(typ)
−78 dB (typ)
80 dB (typ)
6 Clock Cycles
+5V ±5%
600 mW(typ)
75 mW(typ)
80 dB(typ)
© 2002 National Semiconductor Corporation DS200460
www.national.com