English
Language : 

74LVT16652 Datasheet, PDF (1/6 Pages) National Semiconductor (TI) – Input and output interface capability
ADVANCE INFORMATION
October 1995
74LVT16652
3 3V ABT 16-Bit Transceiver Register
with TRI-STATE Outputs
General Description
The LVT16652 consists of sixteen bus transceiver circuits
with D-type flip-flops and control circuitry arranged for multi-
plexed transmission of data directly from the input bus or
from the internal registers Each byte has separate control
inputs which can be shorted together for full 16-bit opera-
tion Data on the A or B bus will be clocked into the registers
as the appropriate clock pin goes to HIGH logic level Out-
put Enable pins (OEAB OEBA) are provided to control the
transceiver function
The transceivers are designed for low-voltage (3 3V) VCC
applications but with the capability to provide a TTL inter-
face to a 5V environment The LVT16652 is fabricated with
an advanced BiCMOS technology to achieve high speed
operation similar to 5V ABT while maintaining a low power
dissipation
Features
Y Input and output interface capability to systems at 5V
VCC
Y Bus-Hold data inputs eliminate the need for external
pull-up resistors to hold unused inputs
Y Live insertion extraction permitted
Y Power Up Down high impedance provides glitch-free
bus loading
Y Outputs source sink b32 mA a64 mA
Y Available in SSOP and TSSOP
Y Functionally compatible with the 74 series 16652
Y Latch-up performance exceeds 500 mA
Connection Diagram
Pin Assignment for
SSOP and TSSOP
Pin Names
A0 – A16
B0 – B16
CPABn CPBAn
SABn SBAn
OEABn OEBAn
Description
Data Register A Inputs
TRI-STATE Outputs
Data Register B Inputs
TRI-STATE Outputs
Clock Pulse Inputs
Select Inputs
Output Enable Inputs
Order Number
NS Package
Number
SSOP EIAJ
74LVT16652MEA
74LVT16652MEAX
MS56A
TSSOP JEDEC
74LVT16652MTD
74LVT16652MTDX
MTD56
TRI STATE is a registered trademark of National Semiconductor Corporation
C1996 National Semiconductor Corporation TL F 12024
RRD B30M17 Printed in U S A
TL F 12024 1
http www national com