74FCT273 Datasheet, PDF (1/8 Pages) National Semiconductor (TI) – Octal D Flip-Flop

March 1993
54FCT 74FCT273
Octal D Flip-Flop
General Description
The ’FCT273 has eight edge-triggered D-type flip-flops with
individual D inputs and Q outputs The common buffered
Clock (CP) and Master Reset (MR) input load and reset
(clear) all flip-flops simultaneously
The register is fully edge-triggered The state of each D in-
put one setup time before the LOW-to-HIGH clock tran-
sition is transferred to the corresponding flip-flop’s Q out-
put
All outputs will be forced LOW independently of Clock or
Data inputs by a LOW voltage level on the MR input The
device is useful for applications where the true output only is
required and the Clock and Master Reset are common to all
storage elements
Features
Y _{ICC reduced to 40 0 mA}
Y _{Ideal buffer for MOS microprocessor or memory}
Y _{Eight edge-triggered D flip-flops}
Y _{Buffered common clock}
Y _{Buffered asynchronous master reset}
Y _{TTL input and output level compatible}
Y _{TTL levels accept CMOS levels}
Y _IOL e _{48 mA (Com) 32 mA (Mil)}
Y _{NSC 54 74FCT273 is pin and functionally equivalent to}
IDT 54 74FCT273
Y _{Military product compliant to MIL-STD-883 and}
Standard Military Drawing 5962-87656
Logic Symbols
IEEE IEC
Connection Diagrams
Pin Assignment
for DIP Flatpak and SOIC
TL F 10146–1
Pin Names
D₀ – D₇
MR
CP
Q₀ – Q₇
Description
Data Inputs
Master Reset
Clock Pulse Input
Data Outputs
TL F 10146 – 2
TL F 10146 – 3
Pin Assignment
for LCC
FACTTM is a trademark of National Semiconductor Corporation
C1995 National Semiconductor Corporation TL F 10146
TL F 10146 – 4
RRD-B30M105 Printed in U S A