UPD703100-33 Datasheet, PDF (27/126 Pages) NEC – V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS

µPD703100-33, 703100-40, 703101-33, 703102-33
Figure 7-1. DMA Function Block Diagram
CPU
TCn
NMI
INTPmn
Request from on-chip
peripheral I/O
DMARQn
DMAAKn
Internal RAM
Internal peripheral I/O
Internal bus
Internal peripheral I/O bus
Data control _{Address control}
Count control
Channel control
Bus interface
External bus
DMA source address
register (DSAnH/DSAnL)
DMA destination address
register (DDAnH/DDAnL)
DMA byte count register
(DBCn)
DMA addressing control
register (DADCn)
DMA channel control
register (DCHCn)
DMA disable status
register (DDISn)
DMA restart register
(DRSTn)
DMA trigger source
register (DTFRn)
DMAC
V850E/MS1
External I/O External RAM External ROM
Remark m = 10 to 15, n=0 to 3
Preliminary Data Sheet U13995EJ1V0DS00
27