N02L1618C1A Datasheet, PDF (3/11 Pages) NanoAmp Solutions, Inc. – 2Mb Ultra-Low Power Asynchronous CMOS SRAM 128Kx16 bit

NanoAmp Solutions, Inc.
Functional Block Diagram
N02L1618C1A
Advance Information
Address
Inputs
A₀ - A₃
Word
Address
Decode
Logic
Address
Inputs
A₄ - A₁₆
Page
Address
Decode
Logic
CE
WE
Control
OE
Logic
UB
LB
8K Page
x 16 word
x 16 bit
RAM Array
Input/
Output
Mux
and
Buffers
I/O₀ - I/O₇
I/O₈ - I/O₁₅
Functional Description
CE
WE OE
UB
LB
I/O₀ - I/O₁₅₁
MODE
POWER
H
X
X
X
X
L
X
X
H
H
L
L
X³
L¹
L¹
L
H
L
L¹
L¹
L
H
H
L¹
L¹
High Z
High Z
Data In
Data Out
High Z
Standby²
Standby²
Write³
Read
Active
Standby
Standby
Active
Active
Active
1. When UB and LB are in select mode (low), I/O₀ - I/O₁₅ are affected as shown. When LB only is in the select mode only I/O₀ - I/O₇
are affected as shown. When UB is in the select mode only I/O₈ - I/O₁₅ are affected as shown.
2. When the device is in standby mode, control inputs (WE, OE, UB, and LB), address inputs and data input/outputs are internally
isolated from any external influence and disabled from exerting any influence externally.
3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit.
Capacitance¹
Item
Symbol
Test Condition
Input Capacitance
I/O Capacitance
C_IN
V_IN = 0V, f = 1 MHz, T_A = 25^oC
C_I/O
V_IN = 0V, f = 1 MHz, T_A = 25^oC
1. These parameters are verified in device characterization and are not 100% tested
Min Max Unit
8
pF
8
pF
Stock No. 23265-A
3
The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.