MCM69F618C Datasheet, PDF (4/12 Pages) Motorola, Inc – 64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM

PIN DESCRIPTIONS
Pin Locations
85
84
83
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74
(b) 8, 9, 12, 13, 18, 19, 22, 23, 24
86
89
31
32, 33, 34, 35, 44, 45, 46,
47, 48, 80, 81, 82, 99, 100
36, 37
93, 94
(a) (b)
98
97
92
88
87
4, 11, 15, 20, 27, 41, 54,
61, 65, 70, 77, 91
5, 10, 17, 21, 26, 40, 55,
60, 67, 71, 76, 90
64
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30,
38, 39, 42, 43, 49, 50, 51, 52,
53, 56, 57, 66, 75, 78, 79, 95, 96
Symbol
ADSC
ADSP
ADV
DQx
G
K
LBO
SA
SA1,SA0
SBx
SE1
SE2
SE3
SGW
SW
VDD
Type
Description
Input Synchronous Address Status Controller: Initiates READ, WRITE or chip
deselect cycle.
Input
Synchronous Address Status Processor: Initiates READ, WRITE or
chip deselect cycle (exception — chip deselect does not occur when
ADSP is asserted and SE1 is high).
Input Synchronous Address Advance: Increments address count in
accordance with counter type selected (linear/interleaved).
I/O Synchronous Data I/O: “x” refers to the byte being read or written
(byte a, b).
Input
Asynchronous Output Enable Input:
Low — enables output buffers (DQx pins).
High — DQx pins are high impedance.
Input Clock: This signal registers the address, data in, and all control signals
except G and LBO.
Input
Linear Burst Order Input: This pin must remain in steady state (this
signal not registered or latched). It must be tied high or low.
Low — linear burst counter (68K/PowerPC).
High — interleaved burst counter (486/i960/Pentium).
Input Synchronous Address Inputs: These inputs are registered and must
meet setup and hold times.
Input
Synchronous Address Inputs: these pins must be wired to the two LSBs
of the address bus for proper burst operation. These inputs are
registered and must meet setup and hold times.
Input Synchronous Byte Write Inputs: “x” refers to the byte being written (byte
a, b). SGW overrides SBx.
Input Synchronous Chip Enable: Active low to enable chip.
Negated high–blocks ADSP or deselects chip when ADSC is asserted.
Input Synchronous Chip Enable: Active high for depth expansion.
Input Synchronous Chip Enable: Active low for depth expansion.
Input
Synchronous Global Write: This signal writes all bytes regardless of the
status of the SBx and SW signals. If only byte write signals SBx are
being used, tie this pin high.
Input
Synchronous Write: This signal writes only those bytes that have been
selected using the byte write SBx pins. If only byte write signals SBx
are being used, tie this pin low.
Supply Power Supply: 3.3 V + 10%, – 5%.
VSS
Supply Ground.
NC
Input No Connection: There is no connection to the chip. For compatibility
reasons, it is recommended that this pin be tied low for system designs
that do not have a sleep mode associated with the cache/memory
controller. Other vendors’ RAMs may have implemented this Sleep
Mode (ZZ) feature.
NC
— No Connection: There is no connection to the chip.
MCM69F618C
4
MOTOROLA FAST SRAM