English
Language : 

SN54LS298 Datasheet, PDF (1/6 Pages) Motorola, Inc – QUAD 2-INPUT MULTIPLEXER WITH STORAGE
QUAD 2-INPUT MULTIPLEXER
WITH STORAGE
The SN54 / 74LS298 is a Quad 2-Port Register. It is the logical equivalent of
a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A
Common Select input selects between two 4-bit input ports (data sources.)
The selected data is transferred to the output register synchronous with the
HIGH to LOW transition of the Clock input.
The LS298 is fabricated with the Schottky barrier process for high speed
and is completely compatible with all Motorola TTL families.
• Select From Two Data Sources
• Fully Edge-Triggered Operation
• Typical Power Dissipation of 65 mW
• Input Clamp Diodes Limit High Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC Qa Qb Qc Qd CP S I0c
16 15 14 13 12 11 10 9
NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram) as
the Dual In-Line Package.
1
2
3
4
56
78
I1b I1a I0a I0b I1c I1d I0d GND
PIN NAMES
LOADING (Note a)
HIGH
LOW
S
CP
I0a – I0d
I1a – I1d
Qa – Qd
Common Select Input
Clock (Active LOW Going Edge) Input
Data Inputs From Source 0
Data Inputs From Source 1
Register Outputs (Note b)
0.5 U.L.
0.5 U.L.
0.5 U.L.
0.5 U.L.
10 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
0.25 U.L.
5 (2.5) U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial
(74) Temperature Ranges.
SN54/74LS298
QUAD 2-INPUT MULTIPLEXER
WITH STORAGE
LOW POWER SCHOTTKY
16
1
16
1
16
1
J SUFFIX
CERAMIC
CASE 620-09
N SUFFIX
PLASTIC
CASE 648-08
D SUFFIX
SOIC
CASE 751B-03
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
LOGIC SYMBOL
3 2 4 1 9 5 76
I0a I1a I0b I1b I0c I1c I0d I1d
10
S
11
CP
Qa
Qb
Qc
Qd
15
14
13
12
VCC = PIN 16
GND = PIN 8
FAST AND LS TTL DATA
5-473