MTV10N100E Datasheet, PDF (1/10 Pages) Motorola, Inc – TMOS POWER FET 10 AMPERES 1000 VOLTS RDS(on) = 1.3 OHM

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MTV10N100E/D
™ Designer's Data Sheet
TMOS E-FET.™
Power Field Effect Transistor
D3PAK for Surface Mount
N–Channel Enhancement–Mode Silicon Gate
The D3PAK package has the capability of housing the largest chip
size of any standard, plastic, surface mount power semiconductor.
This allows it to be used in applications that require surface mount
components with higher power and lower RDS(on) capabilities. This
high voltage MOSFET uses an advanced termination scheme to
provide enhanced voltage–blocking capability without degrading
®
performance over time. In addition, this advanced TMOS E–FET is
designed to withstand high energy in the avalanche and commuta-
tion modes. The new energy efficient design also offers a drain–to–
source diode with a fast recovery time. Designed for high voltage,
high speed switching applications in surface mount PWM motor
D
N–Channel
controls and both ac–dc and dc–dc power supplies. These devices
are particularly well suited for bridge circuits where diode speed and
commutating safe operating areas are critical and offer additional
safety margin against unexpected voltage transients.
G
• Robust High Voltage Termination
• Avalanche Energy Specified
S
• Source–to–Drain Diode Recovery Time Comparable to a Discrete
Fast Recovery Diode
• Diode is Characterized for Use in Bridge Circuits
• IDSS and VDS(on) Specified at Elevated Temperature
• Short Heatsink Tab Manufactured – Not Sheared
• Specifically Designed Leadframe for Maximum Power Dissipation
• Available in 24 mm, 13–inch/500 Unit Tape & Reel, Add –RL Suffix to Part Number
MTV10N100E
TMOS POWER FET
10 AMPERES
1000 VOLTS
RDS(on) = 1.3 OHM
CASE 433–01, Style 2
D3PAK Surface Mount
MAXIMUM RATINGS (TC = 25°C unless otherwise noted)
Rating
Symbol
Value
Unit
Drain–to–Source Voltage
Drain–to–Gate Voltage (RGS = 1.0 MΩ)
Gate–to–Source Voltage — Continuous
Drain Current — Continuous
Drain Current — Continuous @ 100°C
Drain Current — Single Pulse (tp ≤ 10 µs)
Total Power Dissipation
Derate above 25°C
Total Power Dissipation @ TC = 25°C (1)
Operating and Storage Temperature Range
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C
(VDD = 100 Vdc, VGS = 10 Vdc, Peak IL = 10 Apk, L = 10 mH, RG = 25 Ω )
VDSS
VDGR
VGS
ID
ID
IDM
PD
TJ, Tstg
EAS
1000
1000
±20
10
6.2
30
250
2.0
3.57
– 55 to 150
500
Vdc
Vdc
Vdc
Adc
Apk
Watts
W/°C
Watts
°C
mJ
Thermal Resistance — Junction to Case
Thermal Resistance — Junction to Ambient
Thermal Resistance — Junction to Ambient (1)
R_θJC
0.5
°C/W
R_θJA
62.5
R_θJA
35
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds
TL
260
°C
(1) When surface mounted to an FR4 board using the minimum recommended pad size.
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET and Designer’s are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company.
© ^MMo^oto^toro^rl^oa,^laInc^T.^M19^O96^{S Power MOSFET Transistor Device Data}
1