MPC941 Datasheet, PDF (1/5 Pages) Motorola, Inc – LOW VOLTAGE 1:27 CLOCK DISTRIBUTION CHIP

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Product Preview
Low Voltage 1:27 Clock
Distribution Chip
MPC941
The MPC941 is a 1:27 low voltage clock distribution chip. The device
features the capability to select either a differential LVPECL or an LVTTL/
LVCMOS compatible input. The 27 outputs are LVCMOS or LVTTL
compatible and feature the drive strength to drive 50Ω series or parallel
terminated transmission lines. With output–to–output skews of 250ps, the
MPC941 is ideal as a clock distribution chip for the most demanding of
synchronous systems. For a similar product with a smaller number of
outputs, please consult the MPC940 data sheet.
LOW VOLTAGE
1:27 CLOCK
DISTRIBUTION CHIP
• LVPECL or LVCMOS/LVTTL Clock Input
• 250ps Maximum Targeted Output–to–Output Skew
• Drives Up to 54 Independent Clock Lines
• Maximum Output Frequency of 250MHz
• High Impedance Output Enable
• 52–Lead TQFP Packaging
• 3.3V VCC Supply Voltage
With a low output impedance, in both the HIGH and LOW logic states,
the output buffers of the MPC941 are ideal for driving series terminated
transmission lines. More specifically, each of the 27 MPC941 outputs can
drive two series terminated 50Ω transmission lines. With this capability,
the MPC941 has an effective fanout of 1:54 in applications where each
line drives a single load. With this level of fanout, the MPC941 provides
enough copies of low skew clocks for most high performance
synchronous systems.
FA SUFFIX
52–LEAD TQFP PACKAGE
CASE 848D–03
The differential LVPECL inputs of the MPC941 allow the device to interface directly with a LVPECL fanout buffer like the
MC100EP111 to build very wide clock fanout trees or to couple to a high frequency clock source. The LVCMOS/LVTTL input
provides a more standard interface for applications requiring only a single clock distribution chip at relatively low frequencies. In
addition, the two clock sources can be used to provide for a test clock interface as well as the primary system clock. A logic HIGH
on the LVCMOS_CLK_Sel pin will select the TTL level clock input.
The MPC941 is fully 3.3V compatible. The 52–lead TQFP package was chosen to optimize performance, board space and
cost of the device. The 52–lead TQFP has a 10x10mm body size with a conservative 0.65mm pin spacing.
This document contains information on a product under development. Motorola reserves the right to change or
discontinue this product without notice.
2/97
© Motorola, Inc. 1997
1
REV 0.1