MCM69L737A Datasheet, PDF (1/20 Pages) Motorola, Inc – 4M Late Write LVTTL

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Advance Information
4M Late Write LVTTL
The MCM69L737A/819A is a 4 megabit synchronous late write fast static RAM
designed to provide high performance in secondary cache and ATM switch,
Telecom, and other high speed memory applications. The MCM69L819A
organized as 256K words by 18 bits, and the MCM69L737A organized as 128K
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate
BiCMOS technology.
The differential CK clock inputs control the timing of read/write operations of
the RAM. At the rising edge of the CK clock all addresses, write enables, and
synchronous selects are registered. An internal buffer and special logic enable
the memory to accept write data on the rising edge of the CK clock a cycle after
address and control signals. Read data is available at the falling edge of the CK
clock.
The RAM uses LVTTL 3.3 V inputs and outputs.
The synchronous write and byte enables allow writing to individual bytes or the
entire word.
• Byte Write Control
• Single 3.3 V + 10%, – 5% Operation
• LVTTL 3.3 V I/O (VDDQ)
• Register to Latch Synchronous Operation
• Asynchronous Output Enable
• Boundary Scan (JTAG) IEEE 1149.1 Compatible
• Differential Clock Inputs
• Optional x18 or x36 organization
• MCM69L737A/819A–8.5 = 8.5 ns
MCM69L737A/819A–9 = 9 ns
MCM69L737A/819A–9.5 = 9.5 ns
• Sleep Mode Operation (ZZ Pin)
• 119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array
(PBGA) Package
Order this document
by MCM69L737A/D
MCM69L737A
MCM69L819A
ZP PACKAGE
PBGA
CASE 999–01
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 1
8/15/97
M^© O^MoT^toO^roR^la,O^InL^c.A¹⁹F⁹A⁷ ST SRAM
MCM69L737A•MCM69L819A
1