MCM69C433 Datasheet, PDF (1/24 Pages) Motorola, Inc – 16K x 64 CAM

MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM69C433/D
16K x 64 CAM
MCM69C433
SCM69C433
The MCM69C433 is a flexible content–addressable memory (CAM) that can
contain 16K entries of 64 bits each. The widths of the match field and the output
field are programmable, and the match time is designed to be 240 ns. As a result,
the MCM69C433 is well suited for datacom applications such as Virtual Path
Identifier/Virtual Circuit Identifier (VPI/VCI) translation in ATM switches up to
OC12 (622 Mbps) data rates and Media Access Control (MAC) address lookup
. _{in Ethernet/Fast Ethernet bridges. The match duty cycle of the MCM69C433 is}
INC user–defined, with a trade–off between the time between the match request rate
R, and the rate of new entries added to the CAM per second.
TO _{• 16K Entries}
UC _{• 240 ns Match Time}
ND _{• Mask Register to “Don’t Care” Selected Bits}
ICO ^{• Depth Expansion by Cascading Multiple Devices}
M _{• 66 MHz Maximum Clock Rate}
SE _{• Programmable Match and Output Field Widths}
LE _{• Concurrent Matching of Virtual Path Circuits and Virtual Connection}
CA Circuits in ATM Mode
ES • Separate Ports for Control and Match Operations
RE • 450 ns Insertion Time if 1 of 14 Entry Queue Locations is Empty
Y ^{F • 120 ms Initialization Time After Fast Insertion (at Power–Up Only)}
B _{• Single 3.3 V ±5% Supply}
ED _{• IEEE Standard 1149.1 Test Port (JTAG)}
HIV ^{• 100–Pin TQFP Package}
ARC ^{Related Products}
— MCM69C232, MCM69C432, MCM69C233 (CAMs)
TQ PACKAGE
TQFP
CASE 983A–01
CONTROL PORT
A2 – A0
DQ15 – DQ0
SEL
WE
IRQ
DTACK
RESET
KMODE
14 x 64
ENTRY QUEUE
STATUS/
CONTROL
LOGIC
INPUT REG
16K x 64
CAM
TABLE
MATCH PORT
MQ31 – MQ0
K
G
LH/SM
LL
MC
MS
VPC
REV 3
6/11/01
©_MM_Oo_Tto_Orol_Ra,_OInc_L._A20_F01_{AST SRAM}
For More Information On This Product,
Go to: www.freescale.com
MCM69C433•SCM69C433
1