MCM4464 Datasheet, PDF (1/8 Pages) Motorola, Inc – 1MB R4000 Secondary Cache Fast Static RAM Module Set

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM4464/D
1MB R4000 Secondary Cache
Fast Static RAM Module Set
Four MCM4464 modules comprise a full 1 MB of secondary cache for the
R4000 processor. Each module contains nine MCM6709J fast static RAMs for
a cache data size of 64K x 36. The tag portion, dependent on word line size,
contains either two MCM6709J or one MCM6706J fast static RAMs. All input sig-
nals, except A0 and WE are buffered using 74FBT2827 drivers with series 25 Ω
resistors.
The MCM6709J and MCM6706J are fabricated using high–performance sili-
con–gate BiCMOS technology. Static design eliminates the need for internal
clocks or timing strobes.
All 1MB R4000 supported secondary cache options are available.
• Single 5 V ± 10% Power Supply
• All Inputs and Outputs are TTL Compatible
• Three State Outputs
• Fast Module Access Time: 12/15/17 ns
• Zero Wait–State Operation
• Unified or Split Seconday Cache Modules are Available (See Ordering
Information for Details)
• Word Line Sizes of 4, 8, 16, and 32 are Available (See Ordering
Information for Details)
• The Pin Compatible MCM44256 Series is also Available to Support a Full
4MB R4000 Secondary Cache.
• Decoupling Capacitors are Used for Each Fast Static RAM and Buffer,
Along with Bulk Capacitance for Maximum Noise Immunity
• High Quality Multi–Layer FR4 PWB with Separate Power and Ground
Planes
PIN NAMES
A0 – A15 . . . . . . . . . . . . . . . . Address Inputs
WE . . . . . . . . . . . . . . . . . . . . . . . Write Enable
DCS . . . . . . . . . . . . . . . . . . . . . . Data Enable
TCS . . . . . . . . . . . . . . . . . . . . . . . Tag Enable
OE . . . . . . . . . . . . . . . . . . . . . Output Enable
DQ0 – DQ35 . . . . . . . . . Data Input / Output
TDQ0 – TDQ7 . . . TAG Data Input / Output
VCC . . . . . . . . . . . . . . . . + 5 V Power Supply
VSS . . . . . . . . . . . . . . . . . . . . . . . . . . Ground
For proper operation of the device, VSS must
be connected to ground.
REV 1
8/94
MCM4464 Series
PIN ASSIGNMENT
80 LEAD SIMM — TOP VIEW
VCC 2
DQ1 4
DQ3 6
1 VSS
3 DQ0
5 DQ2
DQ5 8
VSS 10
DQ8 12
7 DQ4
9 DQ6
11 DQ7
DQ10 14
13 DQ9
DQ12 16
DQ14 18
DQ15 20
15 DQ11
17 DQ13
19 VSS
DQ17 22
DQ19 24
21 DQ16
23 DQ18
DQ21 26
VSS 28
DQ23 30
25 DQ20
27 DQ22
29 VCC
DQ25 32
DQ27 34
DQ29 36
DQ30 38
DQ32 40
31 DQ24
33 DQ26
35 DQ28
37 VSS
39 DQ31
DQ34 42
VSS 44
A0 46
A2 48
A4 50
41 DQ33
43 DQ35
45 WE
47 A1
49 A3
A6 52
VCC 54
OE 56
A8 58
A10 60
VSS 62
A13 64
A15 66*
NC 68*
TDQ0 70
TDQ1 72
TDQ3 74
TDQ5 76
TDQ7 78
VSS 80
51 A5
53 VSS
55 DCS
57 A7
59 A9
61 A11
63 A12
65 A14
67 NC
69 TCS
71 VSS
73 TDQ2
75 TDQ4
77 TDQ6
79 VCC
NOTE: Pin assignment is for unified cache. For
split cache option, Pin 68 becomes
Address MSB (A15) and Pin 66 is NC.
M^© O^MoT^toO^roR^la,O^InL^c.A¹⁹F⁹⁴AST SRAM
MCM4464 SERIES
1