English
Language : 

MC44011 Datasheet, PDF (1/52 Pages) Motorola, Inc – BUS CONTROLLED MULTISTANDARD VIDEO PROCESSOR
Order this document by MC44011/D
Advance Information
Bus Controlled Multistandard
Video Processor
The Motorola MC44011, a member of the MC44000 Chroma 4 family, is
designed to provide RGB or YUV outputs from a variety of inputs. The inputs
can be composite video (two inputs), S–VHS, RGB, and color difference
(R–Y, B–Y). The composite video can be PAL and/or NTSC as the MC44011
is capable of decoding both systems. Additionally, R–Y and B–Y outputs and
inputs are provided for use with a delay line where needed. Sync separators
are provided at all video inputs.
In addition, the MC44011 provides a sampling clock output for use by a
subsequent triple A/D converter system which digitizes the RGB/YUV
outputs. The sampling clock (6.0 to 40 MHz) is phase–locked to the
horizontal frequency.
Additional outputs include composite sync, vertical sync, field
identification, luma, burst gate, and horizontal frequency.
Control of the MC44011, and reading of status flags, is via an I2C bus.
• Accepts NTSC and PAL Composite Video, S–VHS, RGB, and R–Y, B–Y
• Includes Luma and Chroma Filters, Luma Delay Lines, and Sound Traps
• Digitally Controlled via I2C Bus
• R–Y, B–Y Inputs for Alternate Signal Source
• Line–Locked Sampling Clock for A/D Converters
• Burst Gate, Composite Sync, Vertical Sync and Field Identification Outputs
• RGB/YUV Outputs can Provide 3.0 Vpp for A/D Inputs
• Overlay Capability
• Single Power Supply: 5.0 V, ±5%, 550 mW (Typical)
• 44 Pin PLCC and QFP Packages
MC44011
BUS CONTROLLED
MULTISTANDARD
VIDEO PROCESSOR
SEMICONDUCTOR
TECHNICAL DATA
44
1
FN SUFFIX
PLASTIC PACKAGE
CASE 777
(PLCC)
FB SUFFIX
PLASTIC PACKAGE 44
CASE 824E
1
(QFP)
ORDERING INFORMATION
Device
Operating
Temperature Range
Package
MC44011FN
MC44011FB
TA = 0° to +70°C
PLCC–44
QFP
Comp
Video 1
Comp
Video 2
Vertical
Output
Field ID
17.7 MHz
14.3 MHz
Filter
Input
Select
Sync
Separator
Vertical
Decoder
Oscillator
PLL
VCC1 Gnd1
Representative Block Diagram
Outputs
Y1 R–Y B–Y
4
Inputs
Fast
R–Y B–Y Y2 R G B Comm
Sound Trap/Luma Filter/Luma Delay/
Chroma Filter/PAL and NTSC
Decoder/Hue and Saturation Control
Select
4
Sync
Separator
Color Difference
Stage
Contrast, Brightness,
Saturation Control DACs
Data Bus
MC44011
I2C Data
Interface/
Registers
R/V
G/Y Outputs
B/U
VCC2
Gnd2
SDL To µP
SCL
PLL #1 Horizontal
PLL/VCO
PLL #2
Pixel Clock
PLL/VCO
VCC3
Gnd3
Burst 16Fh/ Filter H Quiet
Fh
Gate CSync Switch Filter Gnd
Ref
15 k
PLL
Ret
Filter
Frequency
Divider
Clock To A/D Converters
This document contains information on a new product. Specifications and information herein
arMe OsuTbjOecRt tOo cLhAangAeNwAithLoOut GnotIiCce.DEVICE DATA
© Motorola, Inc. 1996
Rev 1
1