|
MC145202 Datasheet, PDF (1/24 Pages) Motorola, Inc – Low-Voltage 2.0 GHz PLL Frequency Synthesizer Includes On-Board 64/65 Prescaler | |||
|
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MC145202/D
Low-Voltage 2.0 GHz
PLL Frequency Synthesizer
Includes OnâBoard 64/65 Prescaler
The MC145202 is a lowâvoltage singleâpackage synthesizer with serial
interface capable of direct usage up to 2.0 GHz.
The counters are programmed via a synchronous serial port which is SPI
compatible. The serial port is byte-oriented to facilitate control via an MCU. Due
to the innovative BitGrabber Plus⢠registers, the MC145202 may be cascaded
with other peripherals featuring BitGrabber Plus without requiring leading
dummy bits or address bits in the serial data stream. In addition, BitGrabber
Plus peripherals may be cascaded with existing BitGrabber⢠peripherals.
The device features a singleâended current source/sink phase detector A
output and a doubleâended phase detector B output. Both phase detectors
have linear transfer functions (no dead zones). The maximum current of the
singleâended phase detector output is determined by an external resistor tied
from the Rx pin to ground. This current can be varied via the serial port.
Slewârate control is provided by a special driver designed for the REFout pin.
This minimizes interference caused by REFout.
This part includes a differential RF input that may be operated in a
singleâended mode. Also featured are onâboard support of an external crystal
and a programmable reference output. The R, A, and N counters are fully
programmable. The C register (configuration register) allows the part to be
configured to meet various applications. A patented feature allows the C
register to shut off unused outputs, thereby minimizing system noise and
interference.
In order to have consistent lock times and prevent erroneous data from being
loaded into the counters, onâboard circuitry synchronizes the update of the A
register if the A or N counters are loading. Similarly, an update of the R register
is synchronized if the R counter is loading.
The doubleâbuffered R register allows new divide ratios to be presented to
the three counters (R, A, and N) simultaneously.
⢠Maximum Operating Frequency: 2000 MHz @ â 10 dBm
⢠Operating Supply Current: 4 mA Nominal at 3.0 V
⢠Operating Supply Voltage Range (VDD and VCC Pins): 2.7 to 5.5 V
⢠Operating Supply Voltage Range of Phase Detectors (VPD Pin): 2.7 to 5.5 V
⢠Current Source/Sink Phase Detector Output Capability: 1.7 mA @ 5.0 V
1.0 mA @ 3.0 V
⢠Gain of Current Source/Sink Phase/Frequency Detector Controllable via
Serial Port
⢠Operating Temperature Range: â 40 to + 85°C
⢠R Counter Division Range: 1 and 5 to 8191
⢠DualâModulus Capability Provides Total Division up to 262,143
⢠HighâSpeed Serial Interface: 4 Mbps
⢠OUTPUT A Pin, When Configured as Data Out, Permits Cascading of Devices
⢠Two GeneralâPurpose Digital Outputs â OUTPUT A: TotemâPole (PushâPull)
with Four Output Modes
OUTPUT B: OpenâDrain
⢠Patented PowerâSaving Standby Feature with Orderly Recovery for
Minimizing Lock Times, Standby Current: 30 µA
⢠Evaluation Kit Available (Part Number MC145202EVK)
⢠See Application Note AN1253/D for LowâPass Filter Design, and
AN1277/D for Offset Reference PLLs for Fine Resolution or Fast Hopping
BitGrabber and BitGrabber Plus are trademarks of Motorola, Inc.
REV 3
1/98 TN98012300
©MOMoTtoOroRla,OInLc.A1998
MC145202
20
1
F SUFFIX
SOG PACKAGE
CASE 751J
20
1
DT SUFFIX
TSSOP
CASE 948D
ORDERING INFORMATION
MC145202F SOG Package
MC145202DT TSSOP
PIN ASSIGNMENT
REFout 1
LD 2
ÏR 3
ÏV 4
VPD 5
PDout 6
GND 7
Rx 8
TEST 1 9
fin 10
20 REFin
19 Din
18 CLK
17 ENB
16 OUTPUT A
15 OUTPUT B
14 VDD
13 TEST 2
12 VCC
11 fin
MC145202
1
|
▷ |