English
Language : 

MC145106 Datasheet, PDF (1/8 Pages) Motorola, Inc – PLL FREQUENCY SYNTHESIZER CMOS
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
PLL Frequency Synthesizer
CMOS
The MC145106 is a phase–locked loop (PLL) frequency synthesizer
constructed in CMOS on a single monolithic structure. This synthesizer finds
applications in such areas as CB and FM transceivers. The device contains an
oscillator/amplifier, a 210 or 211 divider chain for the oscillator signal, a
programmable divider chain for the input signal, and a phase detector. The
MC145106 has circuitry for a 10.24 MHz oscillator or may operate with an
external signal. The circuit provides a 5.12 MHz output signal, which can be
used for frequency tripling. A 29 programmable divider divides the input signal
frequency for channel selection. The inputs to the programmable divider are
standard ground–to–supply binary signals. Pull–down resistors on these inputs
normally set these inputs to ground enabling these programmable inputs to be
controlled from a mechanical switch or electronic circuitry.
The phase detector may control a VCO and yields a high level signal when
input frequency is low, and a low level signal when input frequency is high. An
out–of–lock signal is provided from the on–chip lock detector with a “0” level for
the out–of–lock condition.
• Single Power Supply
• Wide Supply Range: 4.5 to 12 V
• Provision for 10.24 MHz Crystal Oscillator
• 5.12 MHz Output
• Programmable Division Binary Input Selects up to 29
• On–Chip Pull–Down Resistors on Programmable Divider Inputs
• Selectable Reference Divider, 210 or 211 (Including ÷ 2)
• Three–State Phase Detector
• See Application Note AN535 and Article Reprint AR254
• Chip Complexity: 880 FETs or 220 Equivalent Gates
• See the MC145151–2 and MC145152–2 for Higher Performance and
Added Flexibility
Order this document
by MC145106/D
MC145106
18
1
20
1
P SUFFIX
PLASTIC DIP
CASE 707
DW SUFFIX
SOG PACKAGE
CASE 751D
ORDERING INFORMATION
MC145106P
Plastic DIP
MC145106DW SOG Package
OSCout
OSCin
fin
BLOCK DIAGRAM
÷ 2out
÷2
FS
REFERENCE
DIVIDE 29 OR 210
DIVIDE–BY–N COUNTER 29 – 1
PHASE
DETECTOR
φDetout
LD
P0 P1 P2 P3 P4 P5 P6 P7 P8
REV 3
1/98
©MCMo1to4ro5la1,0In6c. 1998
1
MOTOROLA