MC10E196 Datasheet, PDF (1/7 Pages) ON Semiconductor – PROGRAMMABLE DELAY CHIP

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Programmable Delay Chip
The MC10E/100E196 is a programmable delay chip (PDC) designed
primarily for very accurate differential ECL input edge placement
applications.
The delay section consists of a chain of gates and a linear ramp delay
adjust organized as shown in the logic symbol. The first two delay
elements feature gates that have been modified to have delays 1.25 and
1.5 times the basic gate delay of approximately 80 ps. These two
elements provide the E196 with a digitally-selectable resolution of
approximately 20 ps. The required device delay is selected by the seven
address inputs D[0:6], which are latched on chip by a high signal on the
latch enable (LEN) control.
The FTUNE input takes an analog voltage and applies it to an internal
linear ramp for reducing the 20 ps resolution still further. The FTUNE input
is what differentiates the E196 from the E195.
An eighth latched input, D7, is provided for cascading multiple PDC’s
for increased programmable range. The cascade logic allows full control
of multiple PDC’s, at the expense of only a single added line to the data
bus for each additional PDC, without the need for any external gating.
MC10E196
MC100E196
PROGRAMMABLE
DELAY CHIP
• 2.0ns Worst Case Delay Range
• ≈20ps/Delay Step Resolution
• Linear Input for Tighter Resolution
• >1.0GHz Bandwidth
• On Chip Cascade Circuitry
• Extended 100E VEE Range of –4.2 to –5.46V
• 75KΩ Input Pulldown Resistors
FN SUFFIX
PLASTIC PACKAGE
CASE 776-02
PIN NAMES
Pin
IN/IN
EN
D[0:7]
Q/Q
LEN
SET MIN
SET MAX
CASCADE
FTUNE
Function
Signal Input
Input Enable
Mux Select Inputs
Signal Output
Latch Enable
Min Delay Set
Max Delay Set
Cascade Signal
Linear Voltage Input
VBB
IN
1_{1 0}
0
IN
1
1
EN _{* 1.25}
* 1.5
LEN
SET MIN
SET MAX
0
11
LOGIC DIAGRAM – SIMPLIFIED
0
1 11
0
4 GATES
1
7 BIT LATCH
0
8 GATES
1
16 GATES
LEN Q
LATCH
D
FTUNE
0
1
0
Q
11
Q
LINEAR
CASCADE ^RAMP
CASCADE
CASCADE
D0
D1
D2
D3
D4
D5
D6
D7
* DELAYS ARE 25% OR 50% LONGER THAN
* STANDARD (STANDARD ≈ 80 PS)
12/93
© Motorola, Inc. 1996
2–1
REV 2