V53C8125H Datasheet, PDF (1/17 Pages) Mosel Vitelic, Corp – ULTRA-HIGH PERFORMANCE, 128K X 8 FAST PAGE MODE CMOS DYNAMIC RAM

MOSEL VITELIC
V53C8125H
ULTRA-HIGH PERFORMANCE,
128K X 8 FAST PAGE MODE
CMOS DYNAMIC RAM
PRELIMINARY
HIGH PERFORMANCE
Max. RAS Access Time, (t_RAC)
Max. Column Address Access Time, (t_CAA)
Min. Fast Page Mode Cycle Time, (t_PC)
Min. Read/Write Cycle Time, (t_RC)
30
30 ns
16 ns
19 ns
65 ns
35
35 ns
18 ns
21 ns
70 ns
40
40 ns
20 ns
23 ns
75 ns
45
45 ns
22 ns
25 ns
80 ns
50
50 ns
24 ns
28 ns
90 ns
Features
s 128K x 8-bit organization
s RAS access time: 30, 35, 40, 45, 50 ns
s Fast Page Mode supports sustained data rates
up to 53 MHz
s Read-Modify-Write, RAS-Only Refresh,
CAS-Before-RAS Refresh capability
s Refresh Interval: 256 cycles/8 ms
s Available in 26/24 pin 300 mil SOJ and 28 pin
TSOP-I packages
Description
The V53C8125H is a high speed 131,072 x 8 bit
CMOS dynamic random access memory. The
V53C8125H offers a combination of features: Fast
Page Mode for high data bandwidth, fast usable
speed, CMOS standby current.
All inputs and outputs are TTL compatible. Input
and output capacitances are significantly lowered to
allow increased system performance. Fast Page
Mode operation allows random access of up to 512
columns (x9) bits within a row with cycle times as
short as 19 ns. Because of static circuitry, the CAS
clock is not in the critical timing path. The flow-
through column address latches allow address
pipelining while relaxing many critical system timing
requirements for fast usable speed. These features
make the V53C8125H ideally suited for graphics,
digital signal processing and high performance pe-
ripherals.
Device Usage Chart
Operating
Package Outline
Access Time (ns)
Power
Temperature
Temperature
Range
K
T
30
35
40
45
50
Std.
Mark
0°C to 70 °C
.
.
. . . .. .
Blank
V53C8125H Rev. 1.7 August 1998
1