English
Language : 

M5M4V16G50DFP-8 Datasheet, PDF (6/33 Pages) Mitsubishi Electric Semiconductor – 16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
SGRAM (Rev. 0.0)
Jan'97 Preliminary
MITSUBISHI LSIs
M5M4V16G50DFP -8, -10, -12
16M (2-BANK x 262144-WORD x 32-BIT) Synchronous Graphics RAM
BASIC FUNCTIONS (continued)
Auto-Refresh (REFA) [/CS, /RAS, /CAS, DSF = L, /WE, CKE = H]
REFA command starts auto-refresh cycle. Refresh address including bank address are generated inter-
nally. After this command, the banks are precharged automatically. Both banks must be precharged
before this command can begin.
Self-Refresh (REFS) [/CS, /RAS, /CAS, DSF, CKE = L, /WE = H]
REFS command starts self-refresh cycle. The self-refresh cycle will continue while CKE remains low.
When CKE goes high, self-refresh is exited. Refresh address including bank address are generated inter-
nally. After this command, the banks are precharged automatically. Both banks must be precharged
before this command can begin.
Burst Terminate (TERM) [/CS, /WE, DSF = L, /RAS, /CAS = H]
TERM command stops the current burst operation. During read cycles, burst data stops after CAS
latency is met.
No Operation (NOP) [/CS, DSF = L, /RAS, /CAS, /WE = H]
NOP command does not perform any operation on the SGRAM.
Mode Register Set (MRS) [/CS, /WE, /RAS, /CAS, DSF = L]
MRS command loads the mode register that defines how the device operates. The address pins, A0 -
A10, are used as input pins for the mode register data. This command must be issued after power-on to
initialize the SGRAM. The mode register can only be set when both banks are idle. During the two
cycles following this command, the SGRAM cannot accept any other commands.
Special Register Set (SRS) [/CS, /WE, /RAS, /CAS = L, DSF = H]
SRS command sets the color and mask registers. During the two cycles following this command, the
SGRAM cannot accept any other commands.
Masked Block Write (BW) [/CS, /CAS, /WE = L, /RAS, DSF = H]
BW command starts the 8 column Block Write function. Burst Length = 1 is assumed. Write data
comes from the color register and column address mask data is applied on the DQs. When A9 = H at
this command, the bank is deactivated after the burst write (auto-precharge, BWA).
MITSUBISHI ELECTRIC