MF0032M-05AAXX Datasheet, PDF (4/32 Pages) Mitsubishi Electric Semiconductor – 8/16-bit Data Bus CompactFlash Card

MITSUBISHI STORAGE CARD
Preliminary
Signal Description(Continued)
Signal Name
I/O
Attribute Memory Select[REG#]
I
(PC Card Memory Mode)
Attribute Memory Select[REG#]
(PC Card I/O Mode)
Attribute Memory Select[REG#]
(True IDE Interface)
Battery Voltage Detect[BVD2]
O
(PC Card Memory Mode)
Audio Digital Waveform[SPKR#]
(PC Card I/O Mode)
DASP#
I/O
(True IDE Interface)
Card Reset[RESET]
I
(PC Card Memory Mode)
Card Reset[RESET]
(PC Card I/O Mode)
Card Reset[RESET#]
(True IDE Interface)
Wait[WAIT#]
O
(PC card Memory Mode)
Wait[WAIT#]
(PC card I/O Mode)
IORDY
(True IDE Interface)
Input Port Acknowledge[INPACK#] O
(PC Card I/O Mode)
Pin No.
44
45
41
42
43
Input Port Acknowledge[INPACK#]
(True IDE Interface)
Battery Voltage Detect[BVD1]
(PC Card Memory Mode)
STSCHG#
(PC Card I/O Mode)
O 46
PDIAG#
(True IDE Interface)
Voltage Sense[VS1, VS2]
I/O
O 33, 40
Cable Select[CSEL]
(PC Card Memory Mode)
Cable Select[CSEL]
(PC Card I/O Mode)
Cable Select[CSEL]
(True IDE Interface)
- 39
I
Vcc
GND
- 13, 38
- 1, 50
MF0XXXX-05AAXX series
CompactFlash CARDS
Description
When this signal is asserted, access is limited to
Attribute Memory with OE#/WE# and I/O Space
with IORD#/IOWR#.
This input signal is not used for this mode and
should be connected to Vcc by the host.
This output is driven to a high-level.
SPKR# is kept negated because this Card does not
have digital audio output.
This signal is the DISK Active/Slave Present signal
in the Master/Slave handshake protocol.
By assertion of this signal, all registers of this Card
are cleared. This signal should be kept to High-Z or
High Level by the host for at least 1ms after Vcc
applied.
This input pin is the active low hardware reset from
the host.
This signal is asserted to delay completion of the
memory or I/O access cycle.
This signal is asserted when the Card is selected
and can respond to an I/O Read cycle at the
address on the address bus.
This signal is not used for this mode and should not
be connected at the host.
This output is driven to a high-level.
This signal is asserted low to alert the host to
changes in the status of Configuration Status
Register in the Attribute Memory Space.
This signal is the Pass Diagnostic signal in the
Master/Slave handshake protocol.
VS1 is grounded so that the Card CIS can be read
at 3.3V and VS2 is N.C.
This signal is not used for this mode.
This signal is used to configure this Card as a
Master or a Slave. When this signal is grounded,
this Card is configured as a Master. When this
signal is Open, this Card is configured as a Slave.
5V or 3.3V power.
Ground.
MITSUBISHI
ELECTRIC
4
June.2001. Rev. 1.3