M37733EHBXXXFP Datasheet, PDF (15/34 Pages) Mitsubishi Electric Semiconductor – PROM VERSION OF M37733MHBXXXFP(MICROCOMPUTERS)

PRELIMINARY _{NSootimcee: pTahriasmisentroict} ^{alimfinitsalasrpeescuifbicjeactitotno. change.}
MITSUBISHI MICROCOMPUTERS
M37733EHBXXXFP
M37733EHBFS
PROM VERSION OF M37733MHBXXXFP
ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Symbol
Parameter
Test conditions
VCC = 5 V,
f(XIN) = 25 MHz (square waveform),
(f(f2) = 12.5 MHz),
f(XCIN) = 32.768 kHz,
in operating (Note 1)
VCC = 5 V,
f(XIN) = 25 MHz (square waveform),
(f(f2) = 1.5625 MHz),
f(XCIN) = Stopped,
in operating (Note 1)
Limits
Min.
Typ.
Max.
Unit
9.5
19 mA
1.3
2.6 mA
In single-chip
VCC = 5V,
ICC
Power source mode, output pins ^{f(XIN) = 25 MHz (square waveform),}
current
are open, and
f(XCIN) = 32.768 kHz,
other pins are VSS. when a WIT instruction is executed (Note 2)
10
20
µA
VCC = 5 V,
f(XIN) : Stopped,
f(XCIN) : 32.768 kHz,
in operating (Note 3)
50
100
µA
VCC = 5 V,
f(XIN) : Stopped,
f(XCIN) : 32.768 kHz,
when a WIT instruction is executed (Note 4)
Ta = 25 °C,
when clock is stopped
Ta = 85 °C,
when clock is stopped
5
10 µA
1
µA
20 µA
Notes 1. This applies when the main clock external input selection bit = “1”, the main clock division selection bit = “0”, and the signal output stop
bit = “1”.
2. This applies when the main clock external input selection bit = “1” and the system clock stop bit at wait state = “1”.
3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
4. This applies when the XCOUT drivability selection bit = “0” and the system clock stop bit at wait state = “1”.
A–D CONVERTER CHARACTERISTICS
(VCC = AVCC = 5 V, VSS = AVSS = 0 V, Ta = –20 to 85 °C, f(XIN) = 25 MHz (Note), unless otherwise noted)
Symbol
Parameter
Test conditions
—
Resolution
VREF = VCC
—
Absolute accuracy
VREF = VCC
RLADDER
Ladder resistance
VREF = VCC
tCONV
Conversion time
VREF
Reference voltage
VIA
Analog input voltage
Note. This applies when the main clock division selection bit = “0” and f(f2) = 12.5 MHz.
Min.
10
9.44
2
0
Limits
Typ.
Max.
10
±3
25
VCC
VREF
Unit
Bits
LSB
kΩ
µs
V
V
15