English
Language : 

MH8V7245BAZTJ-5 Datasheet, PDF (1/23 Pages) Mitsubishi Electric Semiconductor – HYPER PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
Preliminary Spec.
Specifications subject to
change without notice.
MITSUBISHI LSIs
MH8V7245BAZTJ -5, -6
HYPER PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
DESCRIPTION
The MH8V7245BAZTJ is 8388608-word x 72-bit dynamic
ram module. This consist of nine industry standard 8M x 8
dynamic RAMs in TSOP and three industry standard input
buffer in TSSOP.
The mounting of TSOP on a card edge dual in-line package
provides any application where high densities and large of
quantities memory are required.
This is a socket-type memory module ,suitable for easy
interchange or addition of module.
FEATURES
Type name
/RAS /CAS Address /OE Cycle Power
access access access access
time time time time time dissipation
(max.ns) (max.ns) (max.ns) (max.ns) (min.ns) (typ.W)
MH8V7245BAZTJ-5 50 18 30 18 90 3.61
MH8V7245BAZTJ-6 60 20 35 20 110 3.03
PIN CONFIGURATION
85pin 1pin
94pin
95pin
10pin
11pin
Utilizes industry standard 8M x 8 RAMs in TSOP and industry
standard input buffer in TSSOP
168-pin (84-pin dual dual in-line package)
Single +3.3V(±0.3V) supply operation
Low stand-by power dissipation
116.2mW(Max) . . . . . . . . . . LVCMOS input level
Low operation power dissipation
MH8V7245BAZTJ -5 . . . . . . . . . . . . . . . . . . 4.32W(Max)
MH8V7245BAZTJ -6 . . . . . . . . . . . . . . . . . . 4.00W(Max)
All input are directly LVTTL compatible
All output are three-state and directly LVTTL compatible
Includes(0.22uF x 11) decoupling capacitors
4096 refresh cycle every 64ms (A0~11)
Hyper-page mode,Read-modify-write,
/CAS before /RAS refresh,Hidden refresh capabilities
JEDEC standard pin configuration & Buffered PD pin
Buffered input except /RAS and DQ
Gold plating contact pads
BACK SIDE
124pin 40pin
125pin 41pin
FRONT SIDE
APPLICATION
Main memory unit for computers , Microcomputer memory
PD&ID TABLE
PD1 PD2 PD3 PD4 PD5 PD6 PD7 PD8 ID0 ID1
-5 1 0 1 1 1 0 0 0 0 0
-6 1 0 1 1 1 1 1 0 0 0
1 = NC , 0 = drive to VOL
PD pin . . . buffered. When /PDE is low, PD information can be read
ID pin . . . non-buffered
MIT-DS-0284-0.0
MITSUBISHI
ELECTRIC
( 1 / 23 )
168pin 84pin
9/Nov. /1998