English
Language : 

M6255X Datasheet, PDF (1/3 Pages) Mitsubishi Electric Semiconductor – GENERAL PURPOSE C-MOS OP AMP(SINGLE/DUAL/QUAD)
P R E L I M I N A R Y NSootmicee:pTahrisamisentroict alimfinitaslasrpeescuifbicjeactitotno. change.
MITSUBISHI <STD LINEAR ICs>
M6255X Series
GENERAL PURPOSE C•MOS OP AMP(SINGLE/DUAL/QUAD)
DESCRIPTION
The M6255X is a single power supply system semiconductor
integrated circuit designed to be used for general-purpose
arithmetic amplifier of general electronic equipment for consumer
appliances.
This IC adopts C-MOS structure to achieve low power
consumption and is therefore optimum for the recent boom in
portable electronic equipment. The IC is also available for various
applications for its full swing in both input and output, though the IC
has a single power supply.
FEATURES
•Dissipation current………0.19/0.38/0.76mA<551/552/554> (TYP)
•Output wide……………………VO=GND to VCC (VIN=GND to VCC)
•Slew rate…………………………………………SR=1.2V/µS (TYP)
•Small size SSOP package. (551GP/ 552GP)
APPLICATION
Various types of arithmetic circuits for ink jet printer and other
general electronic equipment
RECOMMENDED OPERATING CONDITIONS
Supply voltage………………………………………………………5V
PIN CONFIGURATION (TOP VIEW)
M62551L
12345
5
4
M62551GP
123
OUTPUT 1 1
8 VCC
INVERTED
INPUT 1
2
NON-INVERTED
INPUT 1
3
GND 4
7 OUTPUT 2
6
INVERTED
INPUT 2
5
NON-INVERTED
INPUT 2
OUTPUT 1 1
OUTLINE:
5P5T (M62551L)
SOT-25 (M62551GP)
8P4 (M62552P)
8P2S (M62552FP)
SSOP-8 (M62552GP)
14P4 (M62554P)
14P2S (M62554FP)
INVERTED
INPUT 1
2
NON-INVERTED
INPUT 1
3
VCC 4
NON-INVERTED
INPUT 2
5
INVERTED
INPUT 2
6
OUTPUT 2 7
14 OUTPUT 4
13
INVERTED
INPUT 4
NON-INVERTED
12 INPUT 4
11 GND
NON-INVERTED
10 INPUT 3
9
INVERTED
INPUT 3
8 OUTPUT 3
BLOCK DIAGRAM (M62551L/GP)
INVERTED
INPUT 4
(3)
NON-INVERtED
INPUT 5
(1)
OUTPUT
(5)
1
*Pin number at GP is put in parentheses.
2 VCC
(4)
3
GND
(2)
BLOCK DIAGRAM (M62552P/FP/GP)
8
VCC
INVERTED
INPUT 1
2
NON-INVERTED
INPUT 1
3
OUTPUT 1 1
4
GND
6
INVERTED
INPUT 2
5
NON-INVERTED
INPUT 2
7 OUTPUT 2
BLOCK DIAGRAM (M62554P/FP)
OUTPUT 1 1
INVERTED
INPUT 1
2
NON-INVERTED
INPUT 1
3
4
VCC
CH1
CH4
14 OUTPUT 4
13
INVERTED
INPUT 4
12
NON-INVERTED
INPUT 4
NON-INVERTED
INPUT 2
5
INVERTED
INPUT 2
6
OUTPUT 2 7
CH2
CH3
11
GND
9
NON-INVERTED
INPUT 3
10
INVERTED
INPUT 3
8 OUTPUT 3
(1/3)