English
Language : 

PLUTO Datasheet, PDF (1/15 Pages) Mitel Networks Corporation – Dual Mode CDMA/AMPS Baseband Interface
PLUTO
Dual Mode CDMA/AMPS Baseband Interface
Advance Information
DS4722 - 1.8 July 1998
The PLUTO baseband interface circuit is designed for use
in dual mode CDMA/AMPS digital cellular telephones. In the
telephone, Pluto provides the interface between the radio (RF
& IF) components and the baseband digital signal processor.
Pluto is part of a complete chipset solution for CDMA phones
entitled the Planet chipset.
The receive (RX) section converts the analog in-phase and
quadrature (I & Q) signals into equivalent digital signals whilst
the transmit (TX) circuits perform the complementary function
of translating digital baseband information into the analog
equivalent signals required for the modulator in the radio
circuits. VHF PLLS are also included for second RXLO and
TXIF generation.
PLUTO also contains a 4 channel general purpose ADC
which is included for such purposes as environmental and
signal strength monitoring.
FEATURES
s Dual mode AMPS/CDMA compatible
s Low Power/Low Voltage operation
s Standard baseband I and Q interface
s 4 Input Auxiliary ADC
s Synthesisers
APPLICATIONS
s Dual Mode CDMA/AMPs digital cellular
telephones
PIN 80
PIN 1 IDENT
PIN 1
GMPP8028
Figure 1 Pin connections - top view
ABSOLUTE MAXIMUM RATINGS
Supply voltage
Voltage applied to any other pin
Operating junction temperature
Storage temperature
ESD (human body model)
-0.3 to 3.9V
-0.3 to Vcc+0.3V
150°C
-55°C to 150°C
2kV
ORDERING INFORMATION
PLUTO/KG/GP1R
TXQ,TXQ-
TXIF PD_RX
FM_MOD
TXI,TXI- PD_TX RXIF FC_I I+,I-
BAL
Q+,Q-
ADC<3> ADC<1>
FC_Q ADC<2> ADC<0>
TCXO/4
/4
CHIPx8
1025
512
19.68MHz
BUFFER
TCXO
TX
RX
SYNTH SYNTH
8-BIT
DAC
8-BIT
DAC
ANALOG
MULTIPLEXER
8-BIT
DAC
8-BIT
DAC
8-BIT
DAC
8-BIT 6-BIT
ADC ADC
6-BIT 8-BIT
ADC ADC
8-BIT
ADC
S<0>
S<1>
VDD
GND
SUB
FM/
SLEEP/
IDLE/
RESET/
tx calibration and control
rx calibration and control
SDATA
SCLOCK
SLATCH
TXCLK
TXD<7:0>
RXIFMDATA
RXID<3:0>
ADCENA ADCDATA
RXQFMDATA
RXQD<3:0>
ADCCLK
Figure 2 Block diagram