English
Language : 

MT90732 Datasheet, PDF (1/8 Pages) Mitel Networks Corporation – CMOS E2/E3 Framer (E2/E3F)
®
CMOS MT90732
E2/E3 Framer (E2/E3F)
Advance Information
Features
• Framer for CCITT Recommendations
- G.742 (8448 kbit/s)
- G.745 (8448 kbit/s)
- G.751 (34368 kbit/s)
- G.753 (34368 kbit/s)
• Line side interface
- Dual rail or NRZ
• HDB3 codec for dual rail I/O
• Terminal side interface
- Nibble-parallel
- Bit-serial
• Transmit reference generator for bit-serial I/O
• Microprocessor or control leads
• I/O port for service bits
Applications
• Line terminals
• Wideband data or video transport
• Test equipment
• Multiplexer systems
ISSUE 1
May 1995
Ordering Information
MT90732AP
68 Pin PLCC
-40°C to +85°C
Description
The MT90732 E2/E3 Framer (E2/E3F) is a CMOS
VLSI device that provides the functions needed to
frame a wideband payload to one of four CCITT
Recommendations. G.742, G.745, G.751, or G.753.
The E2/E3 Framer interfaces to line circuitry with
either dual rail or NRZ signals. On the terminal side,
the interface can be either nibble-parallel or bit-
serial.
The MT90732 can be operated with or without a
microprocessor. When interfaced with a
microprocessor, the E2/E3 Framer provides an 8-
byte memory map for control, performance counters
and alarm status. The MT90732 provides a transmit
and receive interface port for accessing the
overhead bits from each of the four
recommendations. The overhead bits can also be
accessed by the microprocessor via the memory
map.
RP/RDL
RN
RCK/RCKL
CV
RAIS
RLOC
BIP-4E
RLOF
ROD
ROC
ROF
FE
NRZ LINE
BIP-4
M0
M1
MICRO
SER
DAIS
TLBK
PLBK
TAIS
LPT
TLCINV
TLOC
FORCEFE
TOD
TOC
TOF
RESET
TP/TDL
TCK/TCKL
TN
Line Side
U.S. Patent Number 5040170
RDL
RCKL
Line
Decoder
Control
TCKL
TDL
Line
Encoder
Data
Clock
Framer
Data
Clock
Frame
Interpreter
Data
Clock
Frame
Output
Micro-
processor
I/O
Transmit
Reference
Generator
Data
Clock
G.7XX
Send
Clock
Data
Framing
Input
Figure 1 - Functional Block Diagram
SERIAL
RSD
TDOUT
TCG
TFOUT
RSC
RSF
RCG
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
SEL
ALE
RD
WR
RDY
PARALLEL
RNIB3
RNIB2
RNIB1
RNIB0
RNC
RNF
N.C.
XSF
N.C.
TCIN
XSD
XNIB3
XNIB2
XNIB1
XNIB0
XCK
N.C.
TCOUT
XCK
XNF
XNC
Terminal Side
5-15