English
Language : 

MH88437-P Datasheet, PDF (1/16 Pages) Mitel Networks Corporation – Data Access Arrangement Advance Information
Features
• FAX and Modem interface (V.34/V.34+)
• Designed to work at data rates up to 56kbits
• External programmable line and network
balance impedances
• Programmable DC termination characteristics
• IEC950 recognised component
• Transformerless 2-4 Wire conversion
• Integral Loop Switch
• Dial Pulse and DTMF operation
• Accommodates parallel phone detection
• Line state detection outputs:
-loop current/ringing voltage/line voltage
• +5V operation, low on-hook power (25mW)
• Full duplex voice and data transmission
• On-Hook reception from the line
• Meets French current limit requirements
• Conforms to German dial pulse standards
• Approvable to UL 1950
• Industrial Temperature Range Available
Applications
Interface to Central Office or PABX line for:
• FAX/Modem
• Electronic Point of Sale
• Security System
MH88437-P
Data Access Arrangement
Advance Information
DS5060
ISSUE 4
October 1998
Package Information
MH88437AD-P 28 Pin DIL Package
MH88437AS-P 28 Pin SM Package
0˚C to 70˚C
MH88437AD-PI Ind. Temp. DIL Variant
-40˚C to +80˚C
MH88437AS-PI Ind. Temp. SM Variant
-40˚C to + 80˚C
• Telemetry
• Set Top Boxes
Description
The Mitel MH88437 Data Access Arrangement
(D.A.A.) provides a complete interface between
audio or data transmission equipment and a
telephone line. All functions are integrated into a
single thick film hybrid module which provides high
voltage isolation, very high reliability and optimum
circuit design, needing a minimum of external
components.
The impedance and network balance are externally
programmable, as are the DC termination
characteristics, making the device suitable for most
countries worldwide.
TIP
RING
Input Buffer
&
Line Termination
Isolation Barrier
Opto-
Isolation
Logic Input
Buffer
Isolation
Analog
Buffer
VLOOP1
VLOOP2
Isolation
Isolation
Analog
Buffer
Ring & Loop
Buffer
THL cancellation
and line
impedance
matching circuit
Network Connections
User Connections
Figure 1 - Functional Block Diagram
VCC
VBIAS
AGND
CL
LC
VR+
VR-
NB1
NB2
VX
ZA
RV
LCD
LOOP
RS
1