AS4DDR232M72APBG Datasheet, PDF (17/28 Pages) Micross Components – 4-bit prefetch architecture

i^iPP^EE^MM
2.4²G^.4b^GS^b D^SR^DA^RAM^M-^-D^DD^DRR²2
AS^A4^SD⁴D^DDR^R23²2³M^2M72⁷A^2PP^BB^GG
RE^RA^ED^AC^DO^CM^OM^MA^MN^AD^ND
The_ThR_eE_RA_ED_Ac_Dom_com_ma_mnd_anis_{d i}u_ss_ue_sd_et_do_toin_ii_ntia_itit_ae_tea_ab_bu_urs_rt_stre_rea_ad_da_ac_cc_ce_es_ss_s
ttiiInofh=peaa_ttiiuunohA=nbtt_peo9aaAAua)_nbn1ptc_9ka0srat_A),einecvd_{s1ckaleteeehi0,nvctala}rd_{eeetodrnscrgwremtdtoehts}._{thweietnTihtesr.hem}h_{eaTesssedahietndwsadelveertrhd}a_aevscteirls_{ratunetteswlihegsundehspeg,ocrertp}no_{oochotrhlnoveruo}t_{eihlmndtvurhr}eo_{ioemdneowtdBenrBald}Aoobu_Alnco1ne_{oto1oa–cinnti–ta}Bnpig_ioBatnApr_{ineouaApu0.ccntut0oshc.Tit}n_sieaTnhAppsr_{Aehprg0useu0ee–tevsct–idsvaihiss(alasw(wuewulerueilhgslelhleeeee}cob_ecrdtoneers_ti.enss
pre^uc^sh^ea^drg^{. I}e^fd^aua^tt^ot^phe^rece^hn^ad^rgo^ef tⁱh^se^seR^leE^cA^teD^d,b^tu^hr^est^r;^oi^wf a^bu^etⁱo^ngp^are^cc^ch^ea^sr^sg^ee^d
is n^wo^ilt^{l b}se^ele^pc^rete^cd^h,^at^rh^ge^edro^aw^{t th}w^eill^erⁿe^dm^oa^fin^tho^ep^Ren^EAfo^Dr ^bs^uu^rb^ss^te^; q^ifu^ae^un^tt^o
acc^pe^rs^es^ce^hs^a.^{rge is not selected, the row will remain open for}
subsequent accesses.
R_REE_RAA_DED_bAurO_DstP_sOaE_rPeR_iEnA_iRtT_iaAI_teO_TdN_{wIOithNa READ command. The starting}
col_Rum_EAn_Dan_bd_urb_sa_tsnk_ara_edd_inr_ie_tis_as_tee_ds a_wr_ie_thp_aro_Rvi_Ed_Aed_D w_ci_oth_mmth_ae_nR_dE_. A_ThD_e
ctabhocuamcr_sRdtsetimbt_Esas.uasrAaI_trebfins_{Dndladtegucaid}ast_coconfoacmodu_leprumatsr_{tmoehsuamca.tnn}oh_tIafdaabptai_nrurc_aguedranetsclo_bdlthyi_{aaspaapncrrudegrcketiceesoachas}ih_ds_pasbadrr.el_egerrIig_efted_che_{ash,iedussatrhetareo}ee_{gstnnpetaraharoribeebsewlc}leec_{ephdwodirat,moih}o_{rltlvgehrpbieer}dl_deeieeisrt_siondlaoeewabnf_wntbleob_aioltedfe_hbptdilfehn_teo_hnegodr_er,
afte^thr^eth^re^owco^bm^epⁱⁿle^gti^ao^cn^co^ef^st^sh^ee^db^isur^as^ut.^{tomatically precharged at the}
completion of the burst. If auto precharge is disabled, the
Du^rr^oin^wg ^wR^ilE^l A^beD ^leb^fu^tr^os^pts^e,ⁿth^ae^ftev^ra^tl^hid^e d^ca^ot^ma-^po^leu^tt^ioeⁿle^om^f e^thn^et f^br^uo^rm^st.the
sta_Drti_un_rg_inc_go_Rlu_Em_An_Dad_bd_ur_re_ss_tss_,w_thil_el b_ve_ala_idva_di_ala_tb_al_-e_ouR_tE_eA_leD_mla_et_ne_tn_fc_roy_m(R_tL_h)_e
c_+aecl_lnlo_oeCds(Rvc_cmRLtk_kiELaa.es_LeMrTn=)tl_tditha_RhncAgwet_elge_eLocir_vlocl._+c(MaimkbR_o.lCesuRelmL_u.eL,lvmaai_a.aas_ftnoTntnleid_drdhtdrhe_s.Aaen,ef_RdLEi_orn_vdenLMmaae_rsend_{leiiuRpsxndsete}a_adsCccs_{clfeltroyowLio}t_fivh_rmasniealAe_{sltelrmyLietb}s_dn.hau_eagEpeam_{nnraosanoddcfevg}o_tshChCaxrf_,atseiKA_LlmruapL_{esaboabmusrssn}a_leempaeidn_tiebqpd_vRColucreeEC_{ofKteiogAvAnv}L_#riret;_L)aDan.dR_lmyateahlL_.nagtmeaadtE=_e-atMoaiCnA_vbucRceL_Llthey;
subsequent data-out element will be valid nominally at
DQ^tS^he/DⁿQ^eS^x#^{t p}is^od^sir^tiⁱv^ve^en^ob^ryⁿt^eh^ge^aD^tiD^veR2^cloS^cD^kR^eA^dM^geal⁽o^i.n^eg^.,w^ai^tth^tho^eutⁿp^eu^xt ^t
dat^ca^r.^oT^sh^seⁱⁿi^gni^otia^f l^CL^KOW^andsta^Ct^Ke ^#o⁾n^. DQS and HIGH state on DQS#
is k_Dn_Qow_Sn_/Da_Qs_Sth_#e_isre_da_rd_ivp_er_nea_bm_yb_tl_he_e(tR_DP_DR_RE₂)._ST_Dh_Re _AL_MOW_alost_na_gte_wo_in_th
DQ_oS_ua_tpn_ud_tH_dI_aG_taH_{. T}st_ha_ete_ino_in_tiaD_lQ_LS_O#_Wco_si_tn_ac_teide_on_nt_Dw_Qith_Sth_ae_ndla_Hst_Id_Ga_Hta_s-o_tau_tt_e
ele_om_nen_Dt_Qis_Sk_#no_iswn_kna_os_wth_ne_ar_sea_thd_epo_res_ata_dm_pb_rl_ee_a(_mtR_bP_lS_eT₍)_t._{RPRE). The}
hUapv^LwoeOintb^{hWceoetshmnteapintleel}i^attiia^{osottnneddDo,afQ}t^tahaSe^{-boauDunrQstdt,e}w^Hali^eIlsl^Gsmgu^Ho^emnH^sintti^agg^ith^sen-Zoko.^{nnootDhweQnr Scao#smcmothianencdirdeseandt}
postamble (^tRPST).
Da_Uta_pfr_oo_nm_ca_on_my_pR_leE_tiA_oD_{n o}b_fu_ars_bt m_ura_sy_t,b_ae_ssc_uon_mc_ia_nt_gen_na_ote_od_thw_ei_rth_cod_mat_ma f_aro_nm_ds
a s_hu_ab_vs_eeq_bu_ee_en_nt _iR_nE_itiA_aD_tedc_,o_tm_hm_e a_Dn_Qd _wto_illp_gro_ov_Hid_ie_gha_-Zco_. ntinuous flow
of data. The first data element from the new burst follows the
las^Dt e^al^te^am^fe^ron^mt of^aa^nyco^Rm^Ep^Ale^Dted^bub^ru^sr^tst^m. T^ah^ye^bn^eew^coRⁿE^cA^atD^enc^ao^tm^edma^wnⁱd^th
sho^du^ald^tabe^frois^msue^ad^sx^uc^by^sc^ele^qs^ua^efⁿte^tr ^Rth^Ee^Afir^Dst ^cR^oE^mA^mD^acⁿom^d m^toan^pd^r,^ow^vih^de^ere^a
x e^cq^ouⁿa^tlⁱsⁿB^uoL^u/^s2^flc^oy^wcle^os^f. ^{data. The first data element from the}
new burst follows the last element of a completed burst.
The new READ command should be issued x cycles after
the first READ command, where x equals BL / 2 cycles.
FIGURE 11 - READ COMMAND
FIGURE 11 – READ COMMAND
CK#
CK
CKE
CS#
RAS#
CAS#
WE#
ADDRESS
AUTO PRECHARGE
BANK ADDRESS
Col
ENABLE
A10
DISABLE
Bank
DON’T CARE
AS4DDR232M72PBG
Rev. 0.0
07/06
AS4DDR232M72APBG
Rev. 1.1 12/12
17
17
AustinSemiconductor, Inc. • [phone] • www.austinsemiconductor.com
Micross Components reserves the right to change products or specifications without notice.