English
Language : 

MT29C4G48MAZAPAKD-5IT Datasheet, PDF (8/15 Pages) Micron Technology – NAND Flash and Mobile LPDRAM 152-Ball Package-on-Package (PoP) Combination Memory (TI OMAP™) MT29C Family
Preliminary
152-Ball NAND Flash and Mobile LPDRAM PoP (TI OMAP) MCP
Ball Assignments and Descriptions
Table 3: x16/x32 LPDDR Ball Descriptions
Symbol
A[14:0]
BA1, BA0
CAS#
CK, CK#
CKE0, CKE1
CS1#, CS0#
LDM, UDM
(x16)
Type
Input
Input
Input
Input
Input
Input
Input
Description
Address inputs: Specifies the row or column address. Also used to load the mode registers. The
maximum LPDDR address is determined by density and configuration. Consult the LPDDR
product data sheet for the maximum address for a given density and configuration. Unused
address pins become RFU.
Bank address inputs: Specifies one of the 4 banks.
Column select: Specifies the command to execute.
CK is the system clock. CK and CK# are differential clock inputs. All address and control signals
are sampled and referenced on the crossing of the rising edge of CK with the falling edge of
CK#.
Clock enable:
CKE0 is used for a single LPDDR product.
CKE1 is used for dual LPDDR products.
Chip select:
CS0# is used for a single LPDDR product.
CS1# is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
Data mask: Determines which bytes are written during WRITE operations.
For x16 LPDDR, unused DM balls become RFU.
DM[3:0]
(x32)
RAS#
WE#
DQ[15:0]
(x16)
Input
Input
Input/
output
Row select: Specifies the command to execute.
Write enable: Specifies the command to execute.
Data bus: Data inputs/outputs.
DQ[31:16] are RFU for x16 LPDDR devices.
DQ[31:0]
(x32)
LDQS, UDQS
(x16)
Input/
output
Data strobe: Coordinates READ/WRITE transfers of data; one DQS per DQ byte.
For x16 LPDDR, unused DQS balls become RFU.
DQS[3:0]
(x32)
TQ
VDD
VDDQ
VSSQ
Output
Supply
Supply
Supply
Temperature sensor output: TQ HIGH when LPDDR TJ exceeds 85°C.
VDD: LPDDR power supply.
VDDQ: LPDDR I/O power supply.
VSSQ: LPDDR I/O ground.
Table 4:
Symbol
VSS
NC
RFU1
Non-Device-Specific Ball Descriptions
Type
Supply
–
–
VSS: Shared ground.
No connect: Not internally connected.
Reserved for future use.
Description
Notes: 1. Balls marked RFU may or may not be connected internally. These balls should not be used.
Contact the factory for details.
PDF: 09005aef8326e5ac / Source: 09005aef8326e59a
152ball_ nand_lpdram_j4xx_omap.fm - Rev. E 4/09 EN
8
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2008 Micron Technology, Inc. All rights reserved.