English
Language : 

MT4LC4M16R6-1 Datasheet, PDF (1/24 Pages) Micron Technology – DRAM
DRAM
FEATURES
• Single +3.3V ±0.3V power supply
• Industry-standard x16 pinout, timing, functions,
and package
• 12 row, 10 column addresses (R6)
13 row, 9 column addresses (N3)
• High-performance CMOS silicon-gate process
• All inputs, outputs and clocks are LVTTL-compatible
• Extended Data-Out (EDO) PAGE MODE access
• 4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH
distributed across 64ms
• Optional self refresh (S) for low-power data
retention
OPTIONS
• Plastic Package
50-pin TSOP (400 mil)
MARKING
TG
• Timing
50ns access
-5
60ns access
-6
• Refresh Rates
4K
8K
Standard Refresh
Self Refresh
R6
N3
None
S*
• Operating Temperature Range
Commercial (0°C to +70°C)
Extended (-40°C to +85°C)
None
IT**
NOTE: 1. The “#” symbol indicates signal is active LOW.
*Contact factory for availability.
**Available only on MT4LC4M16R6 standard refresh device.
Part Number Example:
MT4LC4M16R6TG-5
KEY TIMING PARAMETERS
SPEED
-5
-6
tRC
84ns
104ns
tRAC
50ns
60ns
tPC
20ns
25ns
tAA
25ns
30ns
tCAC
13ns
15ns
tCAS
8ns
10ns
4 MEG x 16
EDO DRAM
MT4LC4M16R6, MT4LC4M16N3
For the latest data sheet, please refer to the Micron Web
site: www.micronsemi.com/mti/msp/html/datasheet.html
PIN ASSIGNMENT (Top View)
50-Pin TSOP
VCC
1
50
DQ0
2
49
DQ1
3
48
DQ2
4
47
DQ3
5
46
VCC
6
45
DQ4
7
44
DQ5
8
43
DQ6
9
42
DQ7
10
41
NC
11
40
VCC
12
39
WE#
13
38
RAS#
14
37
NC
15
36
NC
16
35
NC
17
34
NC
18
33
A0
19
32
A1
20
31
A2
21
30
A3
22
29
A4
23
28
A5
24
27
VCC
25
26
†A12 for N3 version, NC for R6 version.
VSS
DQ15
DQ14
DQ13
DQ12
VSS
DQ11
DQ10
DQ9
DQ8
NC
VSS
CASL#
CASH#
OE#
NC
NC
NC/A12†
A11
A10
A9
A8
A7
A6
VSS
MT4LC4M16R6 MT4LC4M16N3
Configuration
Refresh
Row Address
Column Addressing
4 Meg x 16
4K
4K (A0-A11)
1K (A0-A9)
4 Meg x 16
8K
8K (A0-A12)
512 (A0-A8)
4 MEG x 16 EDO DRAM PART NUMBERS
PART NUMBER
MT4LC4M16R6TG-x
MT4LC4M16R6TG-x S
MT4LC4M16N3TG-x
MT4LC4M16N3TG-x S
REFRESH
ADDRESSING PACKAGE REFRESH
4K
400-TSOP Standard
4K
400-TSOP Self
8K
400-TSOP Standard
8K
400-TSOP Self
x = speed
4 Meg x 16 EDO DRAM
D29_2.p65 – Rev. 5/00
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2000, Micron Technology, Inc.