24AA04H Datasheet, PDF (8/28 Pages) Microchip Technology – 4K I2C™ Serial EEPROM with Half-Array Write-Protect

24AA04H/24LC04BH
5.0 ACKNOWLEDGE POLLING
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle is
complete (this feature can be used to maximize bus
throughput). Once the Stop condition for a Write
command has been issued from the master, the device
initiates the internally-timed write cycle and ACK polling
can then be initiated immediately. This involves the
master sending a Start condition followed by the control
byte for a Write command (R/W = 0). If the device is still
busy with the write cycle, no ACK will be returned. If the
cycle is complete, the device will return the ACK and
the master can then proceed with the next Read or
Write command. See Figure 5-1 for a flow diagram of
this operation.
FIGURE 5-1:
ACKNOWLEDGE POLLING
FLOW
Send
Write Command
Send Stop
Condition to
Initiate Write Cycle
Send Start
6.0 WRITE PROTECTION
The WP pin allows the user to write-protect half of the
array (100h-1FFh) when the pin is tied to VCC. If the pin
is tied to VSS the write protection is disabled.
Send Control Byte
with R/W = 0
Did Device
Acknowledge
No
(ACK = 0)?
Yes
Next
Operation
DS22119A-page 8
© 2008 Microchip Technology Inc.