English
Language : 

24C04A Datasheet, PDF (6/12 Pages) Microchip Technology – 4K 5.0V I 2 C ™ Serial EEPROM
24C04A
6.0 PAGE PROGRAM MODE
To program the master sends addresses and data to
the 24C04A which is the slave (Figure 6-1 and
Figure 6-2). This is done by supplying a START condi-
tion followed by the 4-bit device code, the 3-bit slave
address, and the R/W bit which is defined as a logic
LOW for a write. This indicates to the addressed slave
that a word address will follow so the slave outputs the
acknowledge pulse to the master during the ninth clock
pulse. When the word address is received by the
24C04A, it places it in the lower 8 bits of the address
pointer defining which memory location is to be written.
(The A0 bit transmitted with the slave address is the
ninth bit of the address pointer). The 24C04A will gen-
erate an acknowledge after every 8-bits received and
store them consecutively in a RAM (8 bytes maximum)
buffer until a STOP condition is detected. This STOP
condition initiates the internal programming cycle.. If
more than 8 bytes are transmitted by the master, the
24C04A will roll over and overwrite the data beginning
with the first received byte. This does not affect erase/
write cycles of the EEPROM array and is accomplished
as a result of only allowing the address registers bot-
tom 3 bits to increment while the upper 5 bits remain
unchanged.
If the master generates a STOP condition after trans-
mitting the first data word (Point ‘P’ on Figure 6-1), byte
programming mode is entered.
The internal, completely self-timed PROGRAM cycle
starts after the STOP condition has been generated by
the master and all received data bytes in the page
buffer will be written in a serial manner.
The PROGRAM cycle takes N milliseconds, whereby N
is the number of received data bytes.
FIGURE 6-1: BYTE WRITE
S
BUS ACTIVITY
MASTER
T
A
R
T
CONTROL
BYTE
WORD
ADDRESS
SDA LINE
S
BUS ACTIVITY
A
A
C
C
K
K
DATA
S
T
O
P
P
A
C
K
FIGURE 6-2: PAGE WRITE
BUS ACTIVITY
MASTER
SDA LINE
BUS ACTIVITY
S
T
A
R CONTROL
T
BYTE
WORD
ADDRESS (n)
S
A
A
C
C
K
K
DATA n
DATA n + 1
S
T
DATA n + 7
O
P
P
A
A
A
C
C
C
K
K
K
DS11183E-page 6
© 1998 Microchip Technology Inc.