EMC1704 Datasheet, PDF(44/68 Page) Microchip Technology – High-Side Current-Sense and Multiple 1°C Temperature Monitor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EMC1704 Datasheet, PDF (44/68 Pages) Microchip Technology – High-Side Current-Sense and Multiple 1°C Temperature Monitor

◁

High-Side Current-Sense and Multiple 1Â°C Temperature Monitor

Datasheet

5.10 External Diode Fault Register

Table 5.11 External Diode Fault Register

ADDR. R/W REGISTER B7

B0 DEFAULT

1Bh

R-C

External

- E3FLT E2FLT E1FLT -

00h

Diode Fault

The External Diode Fault Register indicates which of the external diodes caused the FAULT bit in the

Status Register to be set. This register is cleared when it is read.

Bit 3 - E3FLT - This bit is set if the External Diode 3 channel reported a diode fault.

Bit 2 - E2FLT - This bit is set if the External Diode 2 channel reported a diode fault.

Bit 1 - E1FLT - This bit is set if the External Diode 1 channel reported a diode fault.

5.11 Channel Mask Register

Table 5.12 Channel Mask Register

ADDR R/W REGISTER

1Fh R/W Channel VSENSE_ VSRC_ PEAK_

Mask

MASK

MASK MASK

B0 DEFAULT

INT

00h

MASK MASK MASK MASK

EMC1704

The Channel Mask Register controls individual channel masking. When a channel is masked, the

ALERT pin will not be asserted when the masked channel reads a diode fault or out-of-limit error. The

channel mask does not mask the THERM pin.

Bit 7 - VSENSE_MASK - Masks the ALERT pin from asserting when the VSENSE value meets or

exceeds the high limit or drops below the low limit. This bit will have no effect on the THERM pin

functionality.

ï® â0â (default) - The VSENSE voltage channel will cause the ALERT pin to be asserted (if enabled).

ï® â1â - The VSENSE voltage channel will not cause the ALERT pin to be asserted (if enabled).

Bit 6 - VSRC_MASK - Masks the ALERT pin from asserting when the VSOURCE value meets or

exceeds the high limit or drops below the low limit. This bit will have no effect on the THERM pin

functionality.

ï® â0â (default) - The VSOURCE voltage channel will cause the ALERT pin to be asserted (if enabled).

ï® â1â - The VSOURCE voltage channel will not cause the ALERT pin to be asserted (if enabled).

BIt 5 - PEAK_MASK - Masks the ALERT pin from asserting when the Peak Detector circuitry detects

a current spike. This bit will have no effect on the THERM pin functionality.

ï® â0â (default) - The Peak Detector circuitry will cause the ALERT pin to be asserted (if enabled).

ï® â1â - The Peak Detector circuitry will not cause the ALERT pin to be asserted (if enabled).

Bit 3 - E3MASK - Masks the ALERT pin from asserting when the External Diode 3 channel is out-of-

limit or reports a diode fault.

ï® â0â (default) - The External Diode 3 channel will cause the ALERT pin to be asserted if it is out-of-

limit or reports a diode fault.

ï® â1â - The External Diode 3 channel will not cause the ALERT pin to be asserted if it is out-of-limit

or reports a diode fault.

DATASHEET

DS20005239A

▷