MCP3302_11 Datasheet, PDF(18/48 Page) Microchip Technology – 13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MCP3302_11 Datasheet, PDF (18/48 Pages) Microchip Technology – 13-Bit Differential Input, Low Power A/D Converter with SPI Serial Interface

◁

MCP3302/04

RS CHx

VDD

VT = 0.6V

CPIN

7 pF

VT = 0.6V

ILEAKAGE

Â±1 nA

Legend

VA = signal source

RS = source impedance

CHx = input channel pad

CPIN = input pin capacitance

VT = threshold voltage

ILEAKAGE = leakage current at the pindue to various junctions

SS = sampling switch

RSS = sampling switch resistor

CSAMPLE = sample/hold capacitance

Sampling

Switch

SS RSS = 1 kï

CSAMPLE

= DAC capacitance

= 25 pF

VSS

FIGURE 5-3:

Analog Input Model.

5.2.1

MAINTAINING MINIMUM CLOCK

SPEED

When the MCP3302/04 initiates, charge is stored on

the sample capacitor. When the sample period is

complete, the device converts one bit for each clock

that is received. It is important for the user to note that

a slow clock rate will allow charge to bleed off the

sample capacitor while the conversion is taking place.

For the MCP330X devices, the recommended mini-

mum clock speed during the conversion cycle (TCONV)

is 105 kHz. Failure to meet this criteria may induce

linearity errors into the conversion outside the rated

specifications. It should be noted that during the entire

conversion cycle, the A/D converter does not have

requirements for clock speed or duty cycle, as long as

all timing specifications are met.

5.3 Biasing Solutions

For pseudo-differential bipolar operation, the biasing

circuit shown in Figure 5-4 shows a single-ended input

AC coupled to the converter. This configuration will give

a digital output range of -4096 to +4095. With the 2.5V

reference, the LSB size equal to 610 ÂµV.

Although the ADC is not production tested with a 2.5V

reference as shown, linearity will not change more than

0.1 LSB. See Figure 2-2 and Figure 2-6 for INL and

DNL errors versus VREF at VDD = 5V. A trade-off exists

between the high-pass corner and the acquisition time.

The value of C will need to be quite large in order to

bring down the high-pass corner. The value of R needs

to be 1 kâ¦, or less, since higher input impedances

require additional acquisition time.

Using the values in Figure 5-4, we have a 100 Hz cor-

ner frequency. See Figure 5-2 for relation between

input impedance and acquisition time.

VDD = 5V

0.1 ÂµF

10 ÂµF

VIN

IN+

1 kï R IN-

MCP330X

VREF

1 ÂµF

VOUT

VIN

MCP1525

0.1 ÂµF

FIGURE 5-4:

Pseudo-differential biasing

circuit for bipolar operation.

DS21697F-page 18

ï£ 2011 Microchip Technology Inc.

▷